Program ROM

FEATURES

- Mask programable storage providing 2048 x 10 bit words
- 16 bit on-chip address latch
- Control decoder
- Programable memory map circuitry to place 2K ROM page within 65K word memory space located on 2K page boundaries
- Master logic with programable 16 bit vectored start address
- Interrupt logic with programable 16 bit vectored interrupt address
- 16 bit static address outputs for external memory
- Control signals for external memory: ENABLE = (DTB + DWS) Address External = R/Ē WRITE = DWS. Address External = R/W
- Programable memory map selection for external memory
- Bus drive capability, 1 TTL load and 100pF plus tri-state

CIRCUIT REQUIREMENTS


The RO-3-9502 operates as the program memory for systems using a CP1610 series microprocessor.

It is configured as 2048 \times 10 bit words and contains several features which reduce the device count in a practical microprocessor application.

OPERATING DESCRIPTION

The RO-3-9502 is initialized by the MSYNC Input and from the positive edge of this signal, it remains in a tri-state output condition, awaiting the IAB response. During the IAB, the 9502 transmits a 16 bit code onto the external bus thus providing the system start address vector. The completion of the MCLR sequence is recorded on chip such that any further IAB Codes output the second interrupt vector. From initialization, the 9502 waits for the first address code. For this address code and all subsequent address sequences, the 9502 reads the 16 bit external bus and latches the value into its address register. The contents of this address register are made available for connection to external memory and are supplied on 16 latched outputs with a drive capability of 1 TTL load and 100pF.

The 9502 contains a programable memory map location for its own 2K page and if a valid address is detected, the particular addressed location will transfer its contents to the chip output buffers. If the control code following the address cycle was a Read, the 9502 will output the 10 bits of addressed data and also drive a logic zero on the top six bits of the bus.



INPUT CONTROL SIGNALS

BDIR	BC1	BC2	EQUIVALENT SIGNAL	RESPONSE	
0	0	0	NACT	NACT	
0	0	1	IAB	IAB	
0	1	0	ADAR	ADAR	
0	1	1	DTB	DTB	
1	0	0	BAR	BAR	
1	0	1	DWS	_	
1	1	0	DW	_	
1	1	1	INTAK		

OPERATION WITH EXTERNAL MEMORY

The 16 bits from the address register are provided as static outputs for connection to external ROM or RAM devices. Two other signals are provided to control the external memory area. An enable signal is provided for any read or write operation, and a write signal, for any move out operation. The two external memory control signals are gated by a min-max memory map comparator. The minimum and maximum values are programable on boundaries within the 65K word memory area. The memory map comparator for external memory is a simple single compare and the operation is such that when a 2K area is chosen, a five bit compare is used and for a 4K area a four bit compare, etc. The effect of this is that 2K pages may start on 2K boundaries, i.e., 0, 2, 4, 6, 8 etc., but 4K pages must be on 4K boundaries, i.e., 0, 4, 8, 12, etc. The same is true for 8K and 16K pages.

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Temperature Under Bias	0°C to +40°C
Storage Temperature58	
All Input or Output Voltages with Respect to V _{SS}	
V _{CC} with Respect to V _{SS}	-0.2V to +9.0V

Standard Conditions (unless otherwise noted)

 $T_A = 0^{\circ} C \text{ to } +40^{\circ} C$ $V_{CC} = +4.85 V - +5.15 V$

 $V_{SS} = 0.0V$

	t i	* Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
--	--------	---

Characteristic	Sym	Min	Тур	Max	Units	Conditions
DC CHARACTERISTICS						
Inputs	1					
Input Logic Low	l V _{IL}	Ιo	_	0.7	volts	
Input Logic High	VIH	2.4	_	Vcc	volts	
Input Leakage	VIL	_	_	10	μΑ	$V_{IN} = V_{CC}$
CPU BUS Outputs					1	
Output Logic Low	V _{OL}	٥ ا	_	0.5	volts	1 TTL Load
Output Logic High	VoH	2.4	_	Vcc	volts	+100pF
Address and Enable Outputs			1	100		1
Output Logic Low	V _{OL}	0		0.5	volts	1 TTL Load
Output Logic High	Voh	2.4	_	Vcc	volts	+100pF
Supply Current	"			- 00		
V _{cc} Supply	Icc	_	_	120	mA	V _{CC} = 5.25V @ 40° C
AC CHARACTERISTICS	- 1					
Inputs	l					
Address Set Up	tas	300	_	_	ns	
Address Overlap	tao	_	50	_	ns	
Write Set Up	tws	300	_	_	ns	
Write Overlap	two	_	50	_	ns	
CPU BUS Outputs					l	
Turn ON Delay	tda	_	_	300	ns	1 TTL Load
Turn OFF Delay	tdo	_	_	200	ns	+100pF
Address and Enable Outputs			:		1	
Turn ON Delay	tad, ted		_	200	ns	
Turn OFF Delay	teo	_	_	150	ns	
Turn ON Delay	twd	_	_	300	ns	
Turn OFF Delay	two	_	_	150	ns	

