THIS DOCUMENT AND ITS CONTENTS ARE THE PROPERTY OF DAVE NUTTING ASSOCIATES, INCORPORATED AND BALLY MANUFACTURING CORPORATION. THE INFORMATION CONTAINED HEREIN IS BOTH PROPRIETARY AND CONFIDENTIAL.

NO PART OF THIS DOCUMENT MAY BE REPRODUCED, STORED IN A RETRIEVAL SYSTEM, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS ELECTRONIC, MECHANICAL, CHEMICAL, PHOTOGRAPHICAL, RECORDING, PHOTOCOPYING OR OTHERWISE.

DAVE NUTTING ASSOCIATES, INCORPORATED ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN A DAVE NUTTING ASSOCIATES, INCORPORATED DESIGNED PRODUCT.

THIS DOCUMENT MUST BE RETURNED TO DAVE NUTTING ASSOCIATES, INCORPORATED BY REGISTERED MAIL WITHIN 5 DAYS UPON WRITTEN DEMAND.

⁽C)1978 DAVE NUTTING ASSOCIATES, INCORPORATED

⁽C)1978 BALLY MANUFACTURING CORPORATION

TABLE OF CONTENTS - SOFTWARE

1		Home Video Game System
2		User Program Interface
5		System Routine Conventions
7		Inline Argument Mask Table Entry
8	INTPC	Begin Interpreting
9	XINTC	Exit Interpreter
1Ø	RCALL	Call Assembly Language Subroutine
11	MCALL	Call Interpreter Subroutine
12	MJUMP	Interpreter Jump
13	MRET	Return From Interpretive Subroutines
14		Screen Handler
15	SETOUT	Set Display Ports
16	FILL	Fill A Contiguous Area With Constant
17	RECTAN	Paint A Rectangle
18		Screen Write Routines
19		Standard Calling Sequence
2Ø		Pattern Representation
21	VWRITR	Write Relative From Vector
22	WRITR	Write Relative
23	WRITP	Write With Pattern Size Scare Up
24	WRIT	Write Pattern
25	WRITA	Write Absolute
26	SAVE	Save Area
27	RESTOR	Restore Area
28	VBLANK	Blank From Vector
29	BLANK	Blank Area
3Ø	SCROLL	Scroll Window

31		Screen Alphanumeric Display Routines
34	DISNUM	Display BCD Number
35	DISTIM	Display Time
36	CHRDIS	Display Character
37	STRDIS	Display String
38		STRDIS Interpretation of Codes 64H to 7FH
39		Screen Vectoring - Vectoring Routines
42	VECT	Vector Object In Two Dimensions
43	VECTC	Vector A Co-ordinate
44	RELABS	Convert Relative Co-ordinates
45	RELAB1	Convert Relative Address To Absolute
46	COLSET	Set Color Registers
47	INCSCR	Increment Score And Compare To End Score
48	PAWS	Pause
49	KCTASC	Key Code to ASCII
5Ø	SENTRY	Sense Transition
53	DOIT	Respond To Input Transition
54	PIZBRK	Coffee Break, Black Out Screen, Wait For Key
55		Example
56		Interrupt - Music Processor
57		MUZCPU Instruction Set
58		Music Score Example
59	BMUSIC	Begin Playing Music
6Ø	EMUSIC	Stop Music
61	ACTINT	Active Interrupts
62	DECCTS	Decrement Counter/Timers
63	CTIMER	

64	STIMER	Decrement Timers
65	MOVE	Move Bytes
66	INDEXN	Index Nibble
67	STOREN	Store Nibble
68	INDEXW	Index Word
69	INDEXB	Index Byte
7Ø	SETB	Store Byte
71	SETW	Store Word
72		Cassette Conventions
75	GETPAR	Get Game Parameter
76	MENU	Display Menu And Branch On Selection
77	GETNUM	Get Number
79	MSKTD	Joystick Mask To Deltas
8 ø	RANGED	Ranged Random Number

TABLE OF CONTENTS - HARDWARE

81	Introduction
82	Memory Map
85	Screen Map
88	Color Mapping
89	Background Color
9 ø	Vertical Blank
92	Interrupt Feedback
92	Interrupt Control Bits
93	Screen Interrupt
93	Light Pen Interrupt
94	Magic Register
95	Expand
96	Shifter
96	Flopper
98	Rotator
100	OR And XOR
100	Intercept
1Ø1	Player Input
1Ø3	Master Oscillator
1Ø4	Tones
1ø4	Sound Block Transfer
1Ø6	Output Ports
1Ø7	Input Ports

1Ø9	Microcycler
111	Address Chip Description
114	Data Chip Description
117	I/O Chip Description
119	Music Processor
123	Custom Chip Timing
131	Video Timing
135	Electrical Specifications for Midway Custom Circuits

LIST OF ILLUSTRATIONS

6	Context Block Format
2Ø	Pattern Representation
32	Option Byte
33	Alternate Font Descriptor
4Ø	Vector Block
41	Vector Status Detail
41	Checks Mask Detail
44	Normal and Flopped Co-ordinate Systems
51	Keypad Mask Configuration
56	Voices Status Register
66	INDEXN
68	INDEXW
74	Cassette Map
78	Display Number Options
78	Character Display Options
	•
83	Memory Map Low Resolution
84	Memory Map High Resolution
86	Screen Map Low Resolution
87	Screen Map High Resolution
91	Color Register Map
97	Shifter - Flopper
99	Rotator
10/2	Player Input
1Ø5	Audio Generator Block Diagram
1Ø6	Output Ports

1Ø7	Input Ports
1Ø8	System Block Diagram
11Ø	Microcycler Block Diagram
113	Address Chip Block Diagram
116	Data Chip Block Diagram
118	I/O Chip Block Diagram
121	Master Oscillator
122	Tone Generators
124	Memory Write Without Extra Wait State
125	Memory Write With Video Wait State
126	Memory Read Without Extra Wait State
127	Memory Read With Video Wait State
128	I/O Read From Port 10H - 17H
129	I/O Read From Other Than Port 10H - 17H
13Ø	I/O Write
132	Relationship Between 7M, Horiz Dr, Vert Dr,
	$\overline{\Phi}G$, \overline{PX} , and RAS
133	Relationship Between Horiz Dr, Horiz Blank,
	Horiz Sync, and Color Burst
134	Relationship Between Vertical Sync,
	Vertical Blank, and Vertical Drive

• ..

HOME VIDEO GAME SYSTEM

This documentation describes the Bally Home Video Game System. The description begins with a discussion of the major sub-sections of the system. Following this, each sub-section is presented in greater detail, with detailed particulars, such as calling sequences and resource use.

The major sub-sections of the system are:

The User Program Interface...which allows cassettes to reference the system routines through a standard interface. Includes an interpreter.

The Screen Handler...a complex of routines for chating screen images. Includes facilities for initial vation, pattern, and character display, co-ordinate conversion, and object vectoring.

The Interrupt Processor...decrements timers, plan music, and produces sounds.

The Human Interface...reads keypad and control Endles, inputs game selection and options.

Math Routines...a package of routines for manipating floating BCD numbers.

USER PROGRAM INTERFACE

The User Program Interface (UPI) is a set of procedures and conventions, which are utilized by a cassette program to access the facilities provided by the home video game system. By adhering to these conventions a cassette program will be system independent, thus allowing improvements to be made to later versions of the system and board games, while maintaining upward compatability.

The basic rule for using the UPI

With exception to the system DOPE vector no cassette should extradress system ROM directly, or expect a given ce to always equat a certain value

The mechanism for calling a system routine is:

RST

DEFB (Partine # + opt@n)

where routine number is an even number specifying which sub-routine to transfer to, symbolic identifiers, which are equated to routine numbers, are provided in HVGLIB.

Option is used to specify how arguments are being passed to the system routine. In option equals zero, the arguments are presumed to exist in CPU registers; if option equals 1, the arguments are taken to follow in line after the routine number/option byte. These arguments are loaded into the CPU registers automatically before the called routine is entered. The arguments required by each system routine are given in the routine's detail documentation.

The SYSTEM macro generates the sequence previously mentioned with option = \emptyset :

SYSTEM (routine #)

(example)

SYSTEM FILL

The SYSSUK macro generates the sequence previous mentioned with option = 1:

SYSSUK (putine #)

Frequently it is desirable to string several system routine calls together. If four or more calls (follow in sequence, it is more efficient to utilize the interpreter. By using the interpreter we void the overhead of the RST 56 instruction by expecting a call index to immediately follow the call index or arguments used by the previous

Special call indexes are used to enter and exit interpretive mode:

Example:

system routine.

BEGIN INTERPRE SYSTEM FILL ROUTINE DO F SCREEN RTING AT TOP C DEFW CONTINUING FOR 92 LINES DEFW BYTEPL ;FILLED WITH ZE **DEFB** ;DO CHARACTER DELAY ROUTINE CHRDIS DO ;Y-AXIS POSITION F CHARACTER **DEFB** Ø ;X-AXIS POSITION OF CHARACTER **DEFB** $1\emptyset$;OPTIONS-PLOP,10-ON,00-OFF DEFB :CHARACTER TO BE DISPLAYED DEFB 'A' ; EXIT INTERPRETER EXIT

ock of call indexes ha.

sette programs. If a negative or is macro routine address table and a containing of the address of th A block of call indexes have been set aside for the internal use of user's macro routine address table and argument table are utilized. The user is responsible for storing the addresses of these tables

SYSTEM ROUTINE CONVENTIONS

A system routine is coded like a conventional machine language subroutine, with the exception that output parameters are not passed through registers, but rather through the context block.

The context block is created by the RST 56 call. The user's register set (AF, BC, DE, HL, IX, IY) is pushed onto the cack. Register IY is set to point at this stack frame. Thus a copy of the input arguments exists in RAM which the system routine may refer to as needed. These arguments are also present in the registers when the system routine is entered hence it is only necessary to refer to the context block when one had lobbered an input argument.

An output argument is returned to the caller by setting it in the context block. It register was changed, but the associated cell in the context block was not, then the register will have it's old value on return. Thus a system routing is free to use any of the registers it needs without concern to saving and restoring. Moreover, the user can assume that re-registers will change except hose defined as returning an output argument.

The following illustration describes the context flock and equates provided in HVGLIB for each field.

Four tables are used by the UPI in the control transfer process. The first two tables gives the routines starting address indexed via call number. The systems table is named SYSDPT. The user may extend this table by storing the address of his extended table into USERTB, USERTB+1. This address should point 128 bytes before the first entry.

The other two tables describe what in line arguments a call that specifies in line arguments should expect. This table gives a one-byte bitstring, also indexed via call number. The systems name is MRARGT, the user's address is in UMARGT, UMARGT must point 64 bytes ahead. Arguments must follow the call in a specified order.

Note that the context contains additional information not shown. information exist Joth above and below the context. User programs should never use this information on even assume that it exists. The user should only address this are by using IY. DISPLACE EQUATE NAME MEMORY CELL BIYL X BIXH 3 4 CBE D CBD CBC 6 SBI 7 CBB П FLAGS BFLAG 8 CBA 9 A A CBL CBH


CONTEXT BLOCK FORMAT

Н

В

IN LINE ARGUMENT MASK TABLE ENTRY TABLES MRARGT and UMARGT

If a bit corresponding to a register is set, the register is loaded. The order in which the arguments must appear is:



UPI INTPC

BEGIN INTERPRETING

Calling Sequence:

INTPC SYSTEM

Aruguments:
None
Notes:
Description:

See UPI description for explanation of interpredicts, Inc.

REPRODUCE

None

UPI XINTC EXIT INTERPRETER

Calling Sequence:

EXIT

Arguments:

None

Description:

This code causes the interpreter to exit. Execution of machine

instructions proceeds at the following location.

Restrictions:

This routine should only be called using the interpreter. A direct

system call would produce unpredictable (and catastrophic) results.

PROPRIETARY

UPI RCALL CALL ASSEMBLY LANGUAGE SUBROUTINE

Calling Sequence:

D0

or

RCALL

Arguments:

Description:

RCALL may be used interpreter. at the next instruction.

DONT

DEFW (routine

HL=address of routine

the subroutine returns, interretation proceeds

reives courol, HL will point

Sters will contained to the contained When the assembly language routing receives couldn't, HL will point at the routine's starting address the other relatives will contain their current vales. subroutine will not be passed along. To pass t_1 output parameter, the subroutine must after the context block, which pointed at by IY.

Restrictions:

Assembler routine nust not dest

Example:

DEFB **RCALL**

DEFW **CLRAC**

CLRAC: XOR Α

RET

UPI MCALL
CALL INTERPRETER SUBROUTINE

Calling Sequence: SYSTEM MCALL or SYSSUK MCALL

DEFW (routine address)

HL=Subrougine Address

Description:

MCALL is used to Call an interpreser sequence as subroutine. MCALL

may be used from This language as well may be used from thine language as well as whin an interpreted sequence. Calls may be nested in initely, limed only by stack space (4 bytes per call) To exit the interpreted subrouting use MRET. PROPRIE TA Example: SYSSUK DEFW FILL+1 ;DO FILL NORMEM DEFW DEFW ØFFFH DEFB D0 MRET ;GO BACK TO CALLER

UPI MJUMP
INTERPRETER JUMP

Calling Sequence: DO MJUMP or DONT MJUMP DEFW (goto address) Arguments: HL=Go to Description: The current interpretive program counter is se o the contents of HL. The next instruct is fetched from that addre Restrictions: MJUMP must be cal from the inte The targets of all JUMPS preter. must also be interp eted sequençê PROPRIE Example: SYSTEM NTER INTPC STEP D0 MJUMP ; JUMP TO END OF DEFW END ; INTPC STEP END: DEFB XINTC ;EXIT INTERPRETER

UPI MRET RETURN FROM INTERPRETIVE SUBROUTINES

Calling Sequence:

DO

MRET

Arguments:

None

Description:

Description:

MRET causes execution to proceed at the instruction following the corresponding MCALMAN States and MCALL for March 1990.

Description:

MRET causes execution to proceed at the instruction following the corresponding MCALMAN States and MCALL for March 1990.

Description:

MRET causes execution to proceed at the instruction following the corresponding MCALMAN States and MCALMAN

SCREEN HANDLER

The screen handler is a group of routines for generating frame buffer images. Included are entries for filling sections of the screen with constant data, the animation of figures, and the display of alphanumerics.

Many of these routines utilize the MAGIC functions provided by the custom chips. Since the status of these chips dannot be context-switched, many of these routines are not re-entent. The user is responsible for preventing conflicts. This can be done by disabling interrupt, or imprementing a semannore.

PROPRIETARY IN

TON

SCREEN SETOUT SET DISPLAY PORTS

Calling Sequence:

SYSTEM **SETOUT**

or

SYSSUK SETOUT

DEFB BLINE*2

DEFB HERIZX/4

DEFB

A=Data togoutput to IN (port EH)

B=Data to output to HO (port 9H) (port AH)

D=Data to output to VE

None

Outputs above data to orts

See hardware writeup for discussion of

above porss.

PROPRIETARY INFORMATION

Description:

Arguments:

Output:

SCREEN FILL

FILL A CONTIGUOUS AREA WITH CONSTANT

FORMATION

Calling Sequence: SYSTEM FILL

or

SYSSUK FILL

DEFW (first byte)

DEFW (number of bytes)

(deta to fill with) DEFB

A =Data to fill with

BC=number of bytes to f

DE=addres to begin fil

Description:

Arguments:

This routine sets the memory range DE to (DE+B11) to the

specified constant

Notes:

Fill can be used for screen clearing, or initialization of scratchpad

It is re-entrant. RAM.

SCREEN RECTAN
PAINT A RECTANGLE

Calling Sequence: SYSTEM RECTAN or TARY INFORMATION SYSSUK RECTAN DEFB (X co-ordinate) DEFB (X co-ordinate) DEFB (M) size) (Wsize) DEFB DEFB (💸lor mask) A =Color mask to write retangle with Arguments: B =Y-size of rectangle m pixels C =X-size of rectangle in pixels D = Y co-ordinate for Ullforner of rectangle E =X co-organate for UL corner of rectangle Description: A rectangle of specified size of color mask is matten at X,Y. uses the MAGIC furtions and is not re-entrant. Put up a 3 X 4 rectangl of color 2 at 15,13. Example: RECTAN DO DEFB 15 **DEFB** 13 DEFB 3 DEFB DEFB 1Ø1Ø1Ø1ØB

SCREEN WRITE ROUTINES

Virtually every video game involves the manipulation of animated figures. These figures are composed of patterns which are arbitrary pixel arrays. The write routines are used to transfer such patterns to the screen.

Five hierarchical levels of call are supported. The levels differ in the amount of preprocessing required by the user before calling. The highest level assumes that most of the parameter reside in a standard data structure, while the lowest evel presumes that all arguments are in registers with all attendant transformations such as relative-to-absolute conversion) already accordingle. The tive levels are:

- (1) Write from a Vector
- (2) Write Relative
- (3) Write Variable Pattern
- (4) Write (5) Write Absolute

Two transformations of the pattern may be performed prior to writing. They are FLOP and EXPAND. FLOP mirroring the pattern on the X-axis. EXPAND is the translation of a 1-bit per pixel pattern into a 2-bit per pixel pattern. Since many patterns are only two-color, this allows for more efficient pattern storage. SLOP and EXPAND can both be done at the same time.

Three writing mode may be used. They are PLOP, OR, and XOR. PLOP is a conventional store into RAM. If OR is optioned, the data being written is ORed bit by bit with whatever was already there. Similarly, if XOR is set, the pattern is XORed with that beneath. Use of OR or XOR takes slightly longer since a read before write must be performed.

Note that ROTATE is not currently supported in software due to space considerations.

STANDARD CALLING SEQUENCE

Every write routine uses a subset of the following argument/register assignment:

A = Magic Register

BOLLY Pattern Size in Bytes

CO X Pattern Size in Bytes

DY X Co-ordinates (Ø - 101)


Pattern Address

Vector Address

Vector Address

PATTERN REPRESENTATION

The higher the level of the write routine, the more ancillary information is stored with the pattern. The following diagram shows what each level expects. Any bytes of lower address than the pointer for a given level, need not be specified.



SCREEN WRITE VWRITR WRITE RELATIVE FROM VECTOR

Calling Sequence:

SYSTEM VWRITR

or

SYSSUK VWRITR FORMATION

DEFW (vector)

DEFW (pattern)

HL=Patter& address

IX=Vector Address

DE=Absolu address us

A =Magic egister used

Description:

Arguments:

Output:

The co-ordinates and magic register are loaded from the specified (See vector routine document) The relegive co-ordinates stored with the pritern are added to the co-ordinates from the vector. The pattern size is also taken from the pattern and writing proceeds.

Notes:

If expansion is to be done, the OFF color must be set by the user before calling VWOTR.

SCREEN WRITE WRITR WRITE RELATIVE

Calling Sequence:

SYSTEM WRITR

or

SYSSUK WRITR

DEFB (X co-ordinate)

DEFB (Y co-ordinate)

DEFB (Magic Register)

Rattern addre DEFW

HL=Patters address A =Magic egister

D = Y co-odinate

E = X co-ordinate

DE=Scree Address Used

A = Magic Register Use

Description:

Arguments:

Output:

ARY INFORMATION The relative co-dedinates stored with the pattern are added to the co-ordinates passed in DE. Pattern size is taken from the pattern.

Notes:

If expansion is to be done, the ON/OFF color men be set by the user before calling WRITR.

SCREEN WRITE WRITP WRITE WITH PATTERN SIZE SCARE UP

Calling Sequence:

SYSTEM WRITP

or

WRITP SYSSUK

(X co-ordinate) (Y co-ordinate)

(Magic Registe

attern addre

A =Magic Register Used

SYSSUK WRITP

DEFB (X co-ordinate)

DEFB (Y co-ordinate)

DEFW Rattern add

Arguments:

HL=Pattern Address

A = Magic Register

D = Y co-ordinate

E = X co-ordinate

DE=Screen Address Us

A = Magic Register Us

Description:

The pattern size at taken from the pattern.

Notes:

Notes:
User must worry a put ON/OFF if expansion

SCREEN WRITE WRIT WRITE PATTERN

Calling Sequence:

WRIT SYSTEM

or

SYSSUK WRIT

(X) pattern size

A =Magic Register to use

SYSSUK WRIT

DEFB (X co-ordinate)

DEFB (Y co-ordinate)

DEFB (X pattern size)

DEFB (X pat

SCREEN WRITE WRITA WRITE ABSOLUTE

Calling Sequence:

SYSTEM WRITA

or

DE=Absolute screen address of upper lefthand comper of where to write

DEFM

Ments:

HL=Pattern Adv

A = Magic legiste

B = Y Pattern size

C = X Pation size

DE=Absolute screen addresser of where to hand conser of where to hand conser of where to hand conservations are not output to (MAGIC); it is not odecide whether and hand conservations are not output to (MAGIC); it is not odecide whether are not output to (MAGIC); it is not odecide whether are not output to (MAGIC); it is not odecide whether are not observed. magic memory.

SCREEN SAVE SAVE AREA

Calling Sequence:

SYSTEM SAVE

or

SYSSUK SAVE

DEFW (save area)

DEFB (X size)

DEFB (Yisize)

DEFW reen addres

INFORMATION B =Y size sf area to sa

C =X size of area to say (in bytes)

DE=Addressof save area

address of oper left-hand corner

Description:

Arguments:

SAVE is used to preserve what is 'waderneath' a moving pattern. SAVE copies the indicated area of the \aleph reen to the save area. The sizes of the area which was aved is preserved in the first two bytes of the save area.

ust be greater than or equal to the X-size times the The save area size Y-size plus 2.

The save area may MAGIC or non-MAGIC. SCREEN RESTORE RESTORE AREA

Calling Sequence:

SYSTEM RESTOR

or

SYSSUK RESTOR

(Save area)

(Screen address)

DE=Save area to restore from

HL=Absolice address of upper left-hand corner

of area to restore

DEFW

DEFW

DEFW

DE=Save

HL=Abso

of an

Description:

RESTORE is the interse of SAVE. The size of tlearea to restore is

taken from the fix two bytes of 🕃 he save area

PROPRIE TARY

SCREEN VBLANK
BLANK FROM VECTOR

Calling Sequence:

SYSTEM VBLANK

or

SYSSUK VBLANK

DEFW (Vector address)

DEFB (X size)

DEFB (Size)

D = Y si

E =X size (in bytes)

IX=Vector address

Arguments:

Description:

The BLANK bit in the vector status byte is tested. If it is not set, no blanking is done. If it is set, it is resent then the old screen address is taken from the vector and blanking is done. If FLOPPED is specified by the Magic Register byte in the vector, a flopped blank is done. VBLANK always blanks to zero.

PROPRIET

FORMATION

00

SCREEN BLANK BLANK AREA

Calling Sequence:

SYSTEM BLANK

or

SYSSUK BLANK

DEFB

(X size)

DEFB

(Y size)

DEFB

(B) ank to)

DEFW

INFORMATION

ank address

HL=Blank address (not M

B =Data toblank to

Arguments:

SCREEN SCROLL SCROLL WINDOW

Calling Sequence:

SYSTEM SCROLL

or

SYSSUK SCROLL INFORMATION DEFW (line increment)

DEFB (# of bytes)

(a of lines) **DEFB**

(jirst byte) DEFW

B = Number of lines to Arguments:

> C = Number of bytes on to scroll

DE=Line iacrement

HL=First Byte to scrol

Description:

This routine copie NBYTES from Frst line +INC to first line.

Thus to scroll up and, HL points at the first ine (which is overwritten) and the line increment would be positive. To scroll downward HL points at the lit line and the line increment would be negative.

The value in HL is an absolute address calculated by:

BASE OF SCREEN + #BYTES IN X OF SET +(#lines of Set*byte per line)

Note:

This routine can $\mathbf{S}_{\mathbf{H}}$ be used to scroll one line at a time.

SCREEN ALPHANUMERIC
ALPHANUMERIC DISPLAY ROUTINES

HVGSYS provides several routines for the display of alphanumeric information. This section provides information which is common to all of the alphanumeric display routines.

The ASCII character code is used to represent all strings, with the following extensions:

Character with hex equivalents in the ringe 1 - 1F are interpreted as tabulation codes which cause the character display routines to skip over N character positions before writing the following characters.

The characters 20H to 63H are displayed as 5 X 7 standard graphics with 3 pixels of norizontal spacing and 1 pixel of vertical spacing.

The characters between 64H and 7FH are atterpreted by STRDIS as control codes which cause the contents of registers C, DE, and IX to be changed to the value that follow the string.

See table a companying STRDIS.

The charagers between 8ØH and FFH are taken as references to a user supplied alternate character font.

The following argument/register combinations are used by all of the alphanumeric display routines.

Register C contains the options byte formatted as shown below.

ENLARGE FACTOR specifies if the character is to be enlarged in size. The table below defines the possible values for this parameter. 😝 writes are performed through magic memory. Use XOR/OR WRITE of one of these of character to ORed/XORed with what was beneath ¶ ON/OFF COLOR characters are stored one per pixel, but are written two bits prixel by use of the expander. This field specifies the pixel values translate the ne bit per pixel representation into. For example, the value 1101 specifies that the threground color is 11, and the background color is Ø1. OPTION B ENLARGE OR S WRIJE ON COĻOR **XOR** OFF FACTOR 1 WRITE COLOR **ENLARGE** HOW MANY ENLARGED SIZE FACTOR TIMES LARGER OF SINGLE PIXEL ØØ 1 1 X 1 Ø1 2 2 X 2 $1\emptyset$ 4 X 4

8 X 8

8

11

D register contains the Y co-ordinate and the E register contains the X co-ordinate. These co-ordinates give the address of the upper left-hand corner where the first character will appear. Upon return, these registers are updated to give the address of the character to the right, (or below if no more space exists on the line). This simplifies the composition of complex messages.

IX register contains the Alternate Font Descriptor. It is required only if alternate ront is referenced in call. Each character must be stored in one-bit per pixel format.

The small (3 X 5) tharacter set is displayed using this facility. A word in the system DOPE vector points at a standard alternate font descriptor for this character set?

The format of the alternate font descriptor is frown below. equal to first character in table character size in bits + x spacing BASILICHARACTER $IX \rightarrow$ X FUME SIZE 1 CHARACTER SON IN BITS + Y SPACING E SIZE 2 X PATERN SIZE 3 EACH CHARACTER TABLE ENTRY SHOULD BE OF SIZE X PATTERN*Y PATTERN SIZE 4 Y PATTERN SIZE 5 CHARACTER TABLE ADDRESS 6

SCREEN ALPHANUMERIC DISNUM DISPLAY BCD NUMBER

Calling Sequence: SYSTEM DISNUM

or

SYSSUK DISNUM **DEFB** (X)

(Y)DEFB

(ditions) **DEFB**

DEFB tended opti

DEFW (mmber addres

Arguments: B =Extended options

C = Standar alphanumeric ptions byte

DE=Standar X,Y co-ordinate

HL=AddresSof BCD number

TARY INFORMATION IX=Optional character flut descriptor *NOT LOADED

Outputs: DE=Updatec

Decription:

This routine displays the standard BCD codes \emptyset through 9. In addition,

the codes AH through FH are also defined. The interpretation for

these codes are:

If leading zero suppress is set, then instead of displaying a leading zero, a space is displayed. The first non-zero nibble encountered terminates leading zero suppression (including A - F). If the number is zero, a single zero is displayed.

If alternate font is set, the routine will display using codes between AAH and B9H (zero starting at $B\emptyset H$).

SCREEN ALPHANUMERIC DISTIM DISPLAY TIME

Calling Sequence:

SYSTEM DISTIM

or

SYSSUK DISTIM

DEFB

(X co-ordinate)

DEFB

INFORMATION

(Y co-ordinate)

DEFB

(Sptions)

M

Arguments:

DE=X,Y coordinates

X =Option (see note

IX=Alternate Font Descriptor

Outputs:

DE=Update

tor (not loaded)

Description:

This routine displays the system time (GTMINS, O O O at the coordinates specified in the form MS:SS, where M=minutes, S=seconds.

Seconds are optional.

101

Notes:

The small character set is used and one level of enlarge factor is permitted.

Options are the sum as the alphanumeric display routine except that bit 7=1 to display colon and seconds; bit 7=0 to suppress colon and seconds.

SCREEN ALPHANUMERIC CHRDIS DISPLAY CHARACTER

Calling Sequence:

SYSTEM CHRDIS

or

SYSSUK CHRDIS

DEFB (X co-ordinate)

DEFB (Y co-ordinate)

(ogtions) **DEFB**

DEFB (Character)

INFORMATION Arguments: A =ASCII caracter to d

C = Standar options byt

DE=Standary Y,X co-ordinates to begin at

IX=Optional alternate for descriptor address

DE=Update to next frame

Description:

*NOT LOADED

Outputs:

This is the basic ch f tabulation is arcter display3promative. specified, the co-ordinates are updated but no Qual writing occurs.

Notes:

Observe that IX is not loaded by the UPI SUCK fallity. If alternate font is used, IX must be loaded with alternate out descriptor address.

Since this routine uses magic memory, it is not re-entrant.

SCREEN ALPHANUMERIC

STRDIS

DISPLAY STRING

Calling Sequences:

SYSTEM STRDIS

or

SYSSUK STRDIS

DEFB (X co-ordinate)

DEFB (Y co-ordinate)

DEFB (O**p**tions)

DEFW **C**ring)

INFORMATION Arguments: HL=String &ddress

C =Standar Options

DE=Standar& Co-ordinate tor Address IX=Alternade Font Descr

Outputs: DE=Update to next frame

Description:

*NOT LOADED

The string pointed by HL is displayed as opt The string is

terminated by a zero

Notes:

Notes:
IX is not loaded SUCK.

STRDIS INTERPRETATION OF CODES 64H to 7FH

STRDIS responds to the charcter codes between 64H and 7FH. These codes are taken to specify that certain registers in the context block are to be set to new values. This facility is useful for changing size, write mode, screen co-ordinates, or fonts, during a single STRDIS call.

The following table specifies which registers are loaded for a given code. The order in which the new register data follows the code, is also represented.

	~	, je	7
64H	c S	72	IX,D 6
65H	E	73	IX,E,D
66H	D, G	Z Đ	IX,C
67H	E ,B, C	A	IX,E,C
68H	NONE	764	IX,D,C
69H	₽ F	7.2	IX,E,D,C
6AH	DA	√ 23 4	IX
6BH	E D	797	IX,E
6CH	CLU	7 A y i	IX,D Z
6DH	E	7 B	IX,E,D
6EH	D	3	IX,C O
6FH	E 📭	7DH	IX,E,C
7ØH	I	7EH	IX,D,C
71H	I Q	7FH	IX,E,D,C

SCREEN VECTORING - VECTORING ROUTINES

Most games involve moving patterns. Most moving patterns move along a line. The home video game operating system provides the vectoring routines to facilitate programming such pattern motion.

The vectoring routines work with a memory array called a vector.

Represented within this vector are the co-ordinates of an object, the velocities of the object, and the negessary status information to control the object. Ty periodical invoking the vectoring routine, this data is updated and to be used to direct the motion of a pattern.

More formally, a vectored object possesses an X and Y co-ordinate. Associated with these co-ordinates are velocities X and ΔY , which are added to X and Y every time increment. Dince the screen is finite, there also exists two upper and two lower limits X_{LU} , X_{LL} , Y_{LU} , and Y_{LL} , the attainment of which requires solutresponse.


The HVGSYS vectoring poutine allows for two different responses to a limit attained. Exper the sign of the delta is reversed or vectoring is stopped for this to ordinate. This is specified by a flag byte. When attainment occur, this fact is pindicated by a status byte. Also the co-ordinate is several to the limit that was attained, preventing over-shoot.

Utilization of the varioring routines involves a number of user responsibilities. The user must properly initialize certain fields in the vector array. He must increment the time base byte, and periodically call the vectoring routine. Status bits must be checked and writing must be done.

To insure high-accuracy, co-ordinates and deltas are double-precision. The assumed binary "decimal point" is between the high and low order byte.

The following diagrams explain the layout of the vector array and the attendant user responsibilities.

VECTOR BLOCK



VECTOR STATUS DETAIL ACTIVE BLANK NOT USED VBSACT ACTIVE by user to indicate that vector is active. The coring routines will do no bucessing if reset. be initialized by user to eset state. Thereafter BLANK **W**IT and VBLANK bit is maintained by the em routines. CHECKS MASK DETAIL REVERSE DELTA SIGN NOT LIMIT LIMIT NUSED USEL VBCLAT VBCREV VBCLMT Sat by user to indicate that the co-ordinate is LIMIT CHECK oe limit check**e**d. et by user to indicate that we this co-ordinate REVERSE DELTA attains it's limit, the sign of the associated delta Cto be reversed. This can be used to cause objects √bounce' off barriers. Set by system if the limit was attained this call. LIMIT ATTAINED Otherwise it is reset. If the delta was not changed,

either by Reverse Delta or user, this bit will stay set.

SCREEN VECTORING **VECT** VECTOR OBJECT IN TWO DIMENSIONS

Calling Sequence:

SYSTEM VECT

or

SYSSUK VECT

SYSSUK VECT

DEFW (Vector address)

DEFW (Limit table)

HL=Limit table address

IX=Vector address

IX=Vector address

Output:

C = Time base used

Z = True, is it did not reve

Description:

If the vector is fractive, control is returned impediately. Otherwise VECTC is called for X, then Y. The zero status Ω determined by comparing the new co-ordinate value with it's old value. If the high-order byte charged, then the bject moved. Zero status set if object did not mote, reset if object moved.

PROPRIE

SCREEN VECTORING VECTO VECTOR A CO-ORDINATE

ORMATION

Calling Sequence:

SYSTEM VECTC

or

SYSSUK VECTC

DEFW (co-ordinate address)

DEFW (Limit table)

Arguments:

IX=Pointer to low-order the of delta for co-ordinate HL=Limits to low-order this ordinate (if required)

C =Time bas♠to use

Description:

This routine operates on the subset of the vector array associated with a single co-ordinate. This subset consists of the delta co-ordinate and checks mask. This entry is provided so special vectoring schemes may be implemented such as 1 dimensional or 3 dimensional vectoring.

This entry adds the delta to the co-ordinate time base times. It ther performs the limit dhecks for the co-ordinate imperioned.

Note that this engy <u>does not</u> interrogate or alter any bytes in the vector array outs to of the defined subset. Here the active bit isn't checked.

SCREEN RELABS CONVERT RELATIVE CO-ORDINATES TO ABSOLUTE MAGIC ADDRESS AND SET UP MAGIC REGISTER

Calling Sequence: SYSTEM RELABS or

NFORMATION SYSSUK RELABS

DEFB (Magic register value)

A =Magic Register valuato set

D = Y co-ondinate

E = X co-odinate


A =Magic Register value, with proper shift amount set DE=Absolue memory add (MAGIC)

Description:

Output:

Arguments:

The low-order two bits of the X co-ordinate arounserted into the magic The appointe memory address corresponding to register value bostring. the co-ordinate computed, taking into consideration the value of the The co-ordinate systems used are sown below. flopped bit.



SCREEN RELAB1

CONVERT RELATIVE ADDRESS TO ABSOLUTE NORMAL ADDRESS

Calling Sequence:

SYSTEM RELAB1

or

SYSSUK RELAB1

A =Magic register value to combine with shift amount

SYSSUK RELAB1

DEFB (Magic register value)

A = Magic register value to combine with shift D = Y co-ordinate

E = X co-ordinate

Output:

A = Combiner magic registry value

DE=Absolution normal address (not magic)

Description:

This routine is identical to RELABS except that I non-magic address is returned and the hardware magic register is fift set. The flopped is returned and the hardware magio register is at set. The flopped bit is interrogated and the flopped co-ordinate system is used,

if optioned.

PROPRIETA

COLSET SCREEN SET COLOR REGISTERS

Calling Sequence:

SYSTEM COLSET

or

SYSSUK COLSET

(Address of color list)

HL=Color list laid out

COL3L=first

COLOR last 🤏: COLOR woul**y**e at a higher

address than COL3L

Description:

Inputs:

This routine sets flor registers and saves add use by PIZBRK and PLAKOUT for color restoration and saves addass of colors for

PROPRIE TARY

HUMAN INCSCR INCREMENT SCORE AND COMPARE TO END SCORE

Calling Sequence:

SYSTEM INCSCR

or

INCSCR SYSSUK

Score incremented and det onally game over bit set

DEFW (address of score)

Arguments: HL=Address of score (must be 3 bytes long)

Output: Score incremented and dot onally game over bit

Description:

The 3 byte score printed at by HL BCD with low order byte at lowest address) is incremented (by 1) and compared to the end score (ENDSCR). If the end score (GSBSCR) was set in the game status byte (GAMSTB) and end score has been reached, then the game over bit (GSBEND) is set

in the game status byte.

PROPRIE TARY

HUMAN PAWS

PAUSE

Calling Sequence:

SYSTEM PAWS

or

SYSSUK PAWS

DEFB (number of interrupts)

Arguments:

B=Number of interrupts to wait

Description:

This routine provides for a pause for certain beer of interrupts. If used with ACT \mathfrak{P}_1 , 60 will be \mathfrak{F}_2 1-second parts This routine does an EI upon enery and assumes interrupts w

PROPRIE TARY

HUMAN KEYBOARD KCTASC KEY CODE TO ASCII

Calling Sequence:

SYSTEM KCTASC

Arguments:

B=Key code (not loaded)

Output:

 $A \hbox{\it =} ASCII \ equivalent of keycode}$

Description: This routine does a table look-up

KEYCODE NIME GRAPHIC HEX V	/ALUE
1 Cor Co	
Common Co	
8 Divide	
11 9 9 9 9 9 9 9 1 1 2 1 3 9 1 2 A 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1	
14 5 5 36 15 16 Minus - 20 21	
17 18 19 20 20 PID 17 20 21 21 21 21 21 21 21 21 21 21 21 21 21	
20 P1 + 2B 21 C1 Entry CE 26 22 Ø Ø 30	
22 Ø 3Ø 23 Decimal point . 2E 24 Equals = 3D	

HUMAN CONTROLS & KEYPAD SENTRY SENSE TRANSITION

Calling Sequence:

SYSTEM SENTRY

or

SYSSUK SENTRY

DEFW (Key mask address)

DE=Keypad mask table

Description:

Arguments:


SENTRY checks for changes in the potentiometer (pots), control handles, triggers keypad, semipheres and counter/timers. It also takes care of blackout. Blackouts is the automatic blacking-out of the screen after 455 seconds without a change. If SENTRY isn't called then the game will not black out

SENTRY checks if IMOUT equals on entry and if zero, it goes to PIZBRK. If a key has gone down a control handle changed, then TIMOUT is set to FFH.

HL should point and keypad mask. The keypad consists of 6 rows by 4 columns.

Example mask of \bigcirc DEFB Ø111ØØB just Ø - 9 DEFB 1111ØØB DEFB Ø111ØØB DEFB ØØØØØØØ

See diagram on following page.



Output:

A=Return code

B=Extended code

PRIORITY	<u>A=</u>	MEANING
1	SNUL SEE	Nothing changed Counter/timer Ø decremented to Ø
	5	
1 2		Counter/timer Lecremented to Ø
0	8	
2 4	1 2 2 3 3 3 3 3 3 3 3 3 3	SMI4S bit 7 w 1 Second has expsed since the last SSEC
5	Steri	Kaypad went from down to up B=Ø
5	SKYD	gy is down Li =key number
3	SPØ to	Pat Ø changed TB=new value
3	¥	Put 3 changed == new value
6	910	B=new value
_	pol	
6	F	Jaystick 3 changed B=new value
6	A CONTRACTOR OF THE CONTRACTOR	Migger Ø change B=new value
6	⊃#G	Trigger 3 changed B=new value

Notes.

The potentiometers (pots) are debounced. New trigger value=Trigger off (\emptyset) or trigger on (1 \emptyset H). When switches are actuated simultaneously the order of return is: SCT7 to SCT \emptyset , SF7 to SF \emptyset , SP \emptyset to SP3, SSEC, SKYU, SKYD, SJ \emptyset , ST \emptyset , SJ1, ST1, SJ2, ST2, SJ3, ST3.

HUMAN CONTROL DOIT RESPOND TO INPUT TRANSITION

Calling Sequence:

SYSTEM DOIT

or

SYSSUK DOIT

DEFW (Do table)

Arguments:


A = SENTRY return code

B = Extended return code

HL=Do table address

Description:

The SENTRY return code is used to search the DOMBLE. transition is pres in DOTABLE, Sthen control os transferred to the associated handling routine. The nandling routine may be MACRO or machine instructions. The routing receives registers as they are on DOIT entry. If no transition is pund, execution continues at the first instruction llowing call. The DOTABLE 🔂 a linear list composed of 3 byths entries, 1 entry per SENTRy meturn code.



Where transfer type designates how handler address is to be transferred The codes are: ØØ=JMP to machine language routine and pop context; Ø1=RCALL machine language routine in current context; 1Ø=MCALL interpreter routine in current context. Mode Ø1 and 10 expect the returned-to point to be interpretive, mode \emptyset expects it to be machine instructions.

End of list is indicated by a terminator byte which is greater than or equal to CØH.

HUMAN CONTROL PIZBRK

"COFFEE BREAK" BLACK OUT SCREEN AND WAIT FOR KEY

Calling Sequence: SYSTEM PIZBRK

or

SYSSUK PIZBRK

Input: NONE NONE

Description:

This routine black out the screen and waits for either a key press or a trigger or a systick change?

This function should be called whenever a "hold until further notice" is needed.

All keys on the keypad are enabled. Interrupt Pare disabled on entry and enabled on exit. It is good idea to reset any 60th of a second timers on exiting PIZBRK.

PROPRIET

00


HUMAN CONTROLS EXAMPLE

This routine echoes number keys and takes a coffee break on trigger \emptyset being pulled. Assumes SP is set and screen erases.

-	SYSTEM	INTPC	
L639:	DO	SENTRY	
2	DEFW	NUMBAS	
	DO	,DONT I	W
Z	DEFW	BA B	<u>S</u>
\geq	DO	WHIMP	\mathbf{S}
FORMATIO	DEFW	L 100 P	ONUMBER KEYS ONLY
7		že.	X
NUMBAS:	DEFB	Ø11 100B	NUMBER KEYS ONLY
=	DEFB	103 100B	REI
	DEFB	Ø1110ØB	C
IRY	DEFB	on in	
A		all	
DAB:	MC	SKYD, SHOW	ON KEY DOWN MACRO CALL
E	MC	STØ, PBREAK+END	ON TO MACRO CALL
PROPRI		a	
SHEW:	DO	ASC	ONVERT TO ASCII
0	DO	SUCK	Q
ĞΥ	DEFB	ØØØØØ111B	;X,Y=Ø=DE
T.	DEFB	11ØØ11ØØB	;OPTIONS=C
	DONT	CHRDIS	;DISPLAY CHAR
	MRET		;BACK TO LOOP
DDDEAU.	DO	D 7 7 D D V	COFFEE DDGAV
PBREAK:		PIZBRK	;COFFEE BREAK
	DO	MRET	;BACK TO LOOP

INTERRUPT MUSIC PROCESSOR

The music processor can be thought of as an independent CPU handling all output to the music/noise ports. The MUZCPU has 4 registers:



MUZCPU INSTRUCTION SET

# OF BYTES	MNEMONIC	COMMENT
2	VOICES,(data)	;VOICES=(data)
2	MASTER,(data)	;TONEØ=(data)
3	CALL,(address)	;(SP)=(PC+3) PC=address
1	RE	;PC=(SP++)
3	JI,(address) , 🖇	;PC=addceds
2	NOT 1	;Durati note or data (D1)
3	NOTES 3	;Duration D1,D2
4	NO 8	;Duration D1,D2,D3
5	Notes,	;Duratin, D1,D2,D3,D4
6	NOTES 2	;Duratin, D1,D2,D3,D4,D5
2	REST.	;Durati bu in 6Øths of a second
	6	;Pauses Tently (except legato)
1	atting atting	;Stops music and sets volume=Ø
2	OUTPUT \	;Port #
9	OUTPUT	;SNDBX, A1Ø, D11, D12, D13, D14, D15, D16, D17
3	VOLUME 0	;(VOLAB (VOLMC) sets volume for notes
1	PUSHN &	;Push # between 1-16 onto the stack
1	CR A	;Call rutive to next instruction
3	DSON	;decrem stack top and jump
	Œ	;if not Ø, else pop stack
1	LECTA	;flips between STACATO and LEGATO modes
		;STACATO is clipped 1/60th before the
		;end of each note
		;LEGATO allows one note to run into
		;the next

Note: All durations are limited to a maximum of 127

MUSIC SCORE EXAMPLE

VOICES	11Ø1Ø1ØØB	;ABC=Data 1
MASTER	ØA1H	;ABC= ¹ 2
VOLUME	88H,Ø8H	
NQTE1	12,A1	
NOTE:	12,02	
NO ET	24,E2	
NOTEL	12,C2 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Ш
NOTE	12,E2	Suck i brato, AB and C bytes
REST.	6	\mathcal{Z}
VOLLES	1111Ø11ØB	;Suck in ibrato, AB and C bytes
NOTE3	12,14,A2,E	A -
QUIT	28	REPR
=	3	Ш
_	g.	Œ
0	ti.	
A	a l	F
1		9
PROPRIETARY	Š	NOT
3	an	
9	93	00
Q		
K		
T.		

INTERRUPTS MUSIC BMUSIC BEGIN PLAYING MUSIC

Calling Sequence:

SYSTEM BMUSIC

or

BMUSIC SYSSUK

(Music stack) DEFW

DEFB (voices byte)

DEFW (Score)

A =Voice start with

HL=Music PK (Score)

IX=Music

Description:

Arguments:

Quiets any previous music, then interprets See music Quiets any previous music, then processor for more information.

IFORMATION

INTERRUPTS MUSIC EMUSIC

STOP MUSIC

Calling Sequence:

SYSTEM **EMUSIC**

PROPRIETARY INFORMATION

Arguments:
Outputs:

Description:

Outputs & to voluments and halts music procedure.

Do NOT REPRODUCE

DO NOT RE

INTERRUPTS ACTINT ACTIVE INTERRUPTS

Calling Sequence:

SYSTEM ACTINT

or

SYSSUK ACTINT

Input:

NONE

Output:

NONE

Function:

Sets IM=2♥ INLIN=2ØØ, Lepts I reg + INFBK

Calls TIMEY

Enables interrupts

Description:

Once ACTINT is called, it provides interrupt service completely It runs the second timer, the page timer, the music automatically. processor, and black-out timers, plus CTØ, CT1, CT2, CT3. Functions as 60th of a second timers.

ORMATION

INTERRUPTS TIMERS DECCTS DECREMENT COUNTER/TIMERS

Calling Sequence:

SYSTEM **DECCTS**

or

DECCTS SYSSUK

C=Mask indicative which counters to decrement.

Sentry will notify the program.

Description:

Input:

Output:

If any go from 1 to \emptyset , Decrements count

sentry is notified.

PROPRIE TARY

C=Ma_
Sentry w.

INTERRUPTS TIMERS CTIMER

Calling Dequence:

CALL CTIMER

Input:

HL=Address of custom time base

B =Value to load into time base 1 to \emptyset transition

C =CT mask as in DECCTS

Description:

HL is loaded and e-remented. If 3t is not = 9, then a return is

executed. Else, Alis loaded will B and DECCTS called.

Registers HL, DE, and AF are indefined upon ait.

PROPRIETARY INFO

Dave Nutting Associi

DO NOT !

INTERRUPTS TIMERS STIMER DECREMENT TIMERS

Calling Sequence:

PUSH AF

PUSH BC

PUSH DE

PUSH HL

CALL STIMER

POP POP

POP

POP

At A Company of the C NONE STIMER

If it hits \emptyset ,

then the BEND bit in the game status byte is set.

AF, BC, DE HL

Music processor on note (duration) expiration.

lphaof key sex tlacksquare on every second.

PROPRIETARY INFORMATION

Input:

Description:

Uses:

Calls:

Note:

MOVE BYTES MOVE

Calling Sequence: SYSTEM MOVE

or

SYSSUK MOVE

DEFW (Destination)

DEFW (Number of bytes)

DEFW (Source)

Arguments: DE=Destination address

§ddress

BC=Number of bytes to

PROPRIETARY INFORMATION Description: MOVE uses DIR to copy tes from source

to destination.

INDEXN INDEX NIBBLE

Calling Dequence: SYSTEM INDEXN or SYSSUK INDEXN DEFW (Base Address) Arguemnts:

C = Nibble displacement

HL=Base address of tab

Output:

A = Nibble value

Description:

INDEXN is used to ok up a given nibble in a

The indexing work ike: C =Nibble displacement (\emptyset - 255) HL=Base address of table Rear list. PROPRIETARY 1 5 3 . . 0 3 2 5 4 7 6

STOREN STORE NIBBLE

Calling Dequence:

SYSTEM STOREN

or

SYSSUK STOREN

DEFW (Base address)

C =Nibble displacement

*NOT LOADED

HL=Base address

A =Nibble & lue to stor

*NOT LOADED

Description:

Arguments:

STOREN is ne inverse o

STOREN work as with INDE

PROPRIETARY INFORMATION

Calling Sequence: SYSTEM INDEXW or SYSSUK INDEXW (Base address) DEFW PROPRIE TARY INFORMATION Arguments: A =Displacement (\emptyset - 255) *NOT LOADED HL=Base address of table Output: DE=Entry 18oked up HL=Addressof entry loos up Description: Indexing Looks like: DELACEMENT

INDEXW

INDEX WORD

INDEXB INDEX BYTE

Calling Sequence:

SYSTEM INDEXB

or

(Base address)

A =Displacement (\emptyset - 255)

HL=Base address of table

HL=Address of entry look up

DEFI A =D;
HL=Bas
A =Entr,
HL=Addre:

Notes:
INDEXB returns the dead address) + (Rese address) + (Rese address) + (Rese address)

(Bisplacement)

SETB STORE BYTE

Calling Sequence:

SYSTEM SETB

or

SYSSUK SETB

DEFB (Value to store)

DEFW (Address)

PROPRIETARY INFORMATION Arguments: A =Byte value to store

HL=Address to be set

Stores and

Description:

Palue to store

Sito be set

Specified address.

PO NOT REPRODUCE

OF THE PRODUCE

OF THE PROD

STORE WORD SETW

Calling Sequence:

SYSTEM SETW

or

SYSSUK SETW

DEFW (Value to store)

DEFW (Address)

DE=Word value to store

HL=Addres\$to be set

to store

Ito be set

NOT REPRODUCT

The pit value and the pit val specified address. Stores a

Arguments:

Description:

PROPRIETARY INFORMATION

CASSETTE CONVENTIONS

Two types of cassettes may be used with the Bally Professional Arcade. The first type, called an autostart cassette, is entered immediately after reset. The only initialization that is performed before entry is the set-up of the stack pointer to point just below system RAM and $m{ iny "consumer mode"}$ in the custom chips. RAM is not the establishment altered in this me

The second type, alled a standard cassette, is intered after a game selection process completed. Synsiderably m e initialization is done by the system efore control transfer.

> System Rangis cleared to 0 The ACTINP interrupt round ne is enabled SIE TARY The MENU colors are set the left color map Vertical Nank is set at line 96, horizontal boundary at 41, and interrupt mode at 8.

The screen displays the menu frame.

The shifter is cleared.

An autostart cassente is indicated by a jump instruction (opcode C3H) at location 2000H. This jump instruction should branch to the starting address of the casette.


A standard cassette is indicated by a sentinel byte of 55H at location 2000H. Following this byte is the first node of the cassette's menu data structure. This data structure gives the name and starting address of each program in the cassette. (See MENU)

When the user has selected a cassette game, control is transferred to the starting address with the address of the program name string in the registers. The cassette program will use the GETPAR system routine to prompt for game parameters such as score to play to, game time limit or number of layers.

The cassette has a ess to the six unused restart instructions.

The cassette has best to the six unused restart instruction the following cassette diagram for the transfer vectors.

Dave Muting Skrociates, Mosciates, M



FIRST GAME ON

HUMAN **GETPAR** GET GAME PARAMETER

Calling Sequence:

SYSTEM GETPAR

or

SYSSUK GETPAR INFORMATION DEFW (Prompt)

DEFB (Digits)

(P&rameter) DEFW

A =Number of digits to

BC=Address prompt st DE=Title string address

*NOT LOADED

HL=Address&of parameter pet

Description:

Arguments:

A menu frame is created displaying the title passed in DE at the top. is displayed is the center of the screen followed
GETNUM is extered with feedback specified The message "ENTER by the prompt string. After entry is complete, GETPAR pauses in 2X enlarged characters. for 4 second to all user to see his entry and then returns.

Notes:

See entry conditions and resource requirements for menu.

Prompt string example: "# OF PLAYERS"

The title string accepts (DE) is usually the title returned from MENU. The address of parameter to get (HL), HL points at the low-order byte of BCD number in RAM.

HUMAN MENU

DISPLAY MENU AND BRANCH ON SELECTION

Calling Sequence:

SYSTEM MENU

or

SYSSUK MENU

DEFW (Title)

DEFW (List)

FORMATION DE=Address%of menu titlutring Arguments:

HL=Address of menu list

DE=String Address of se tion mode

Output:

Description:

The title is displaced at the top of the screen Each entry in the menu list is then displayed with Spreceding number supplied by MENU. GETNUM is called to get the selection number. Le menu list is searched for the selected node and it is jusped to.

Notes:

A maximum of eight tries may appear.

On entry, MENU express interrupts to be enabled, colors and boundaries to be set up. MENO uses 96 line of screen, creams the alternate set, and requires three evels of context. MENU calls SENTRY and thus 'eats' all irrelevant traditions.

> NEXT STRING GO TO

ADDRESS OF NEXT NODE ON LIST ZERO IF THIS NODE IS LAST ADDRESS OF NAME OF THIS SELECTION THIS IS WHAT IS PASSED IN DE WHERE TO BRANCH TO IF THIS SELECTION IS SELECTED

HUMAN **GETNUM** GET NUMBER

Calling Sequence: SYSTEM GETNUM

or

SYSSUK GETNUM INFORMATION **DEFB**

(X address) **DEFB** (Y address)

(CNRDIS options **DEFB**

DEFB SNUM options

DEFW (Number address

Arguments:

B =Display number routing options

C = Character display rousine options


DE=Y,X co-3rdinate for nedback

HL=Addres of where to the entered number

Description:

This routine inputes a number from wither the kelpad or the pot on control handle of player one. Keypad entry has piority. The routine exits when the specified number of digits were entered or = is pressed on the keypad.

Pot entry is enabled by pressing the trigger. A current pot value is then shown. Twistone pot until the number you want is shown. press the trigger wain to complete entry. The pot can only enter 1 or 2 digits. If a group of numbers is being entered, the user must enable entry for each new number.



HUMAN MSKTD JOYSTICK MASK TO DELTAS

Calling Sequence:

SYSTEM MSKTD

or

SYSSUK MSKTD INFORMATION (X Delta) DEFW DEFB (Flop-flag)

DEFW

(Y**ॐ**e1ta)

Arguments:

B = Joystick mask

C =Flop flag

DE=X positive delta HL=Y positive delta

DE=X Delta

HL=Y Delta

*NOT LOADED

Output:

Description:

This routine uses the joystick mask and flop flag to conditionally If negative direction indicated, the delta modify the passed deltas. is 2's complemented if no direction is indicated. Ø is returned.

Note:

B is not baked.

MATH RANGED RANGED RANDOM NUMBER

Calling Sequence:

SYSTEM RANGED

or

SYSSUK RANGED

DEFB (N)

Arguments:

A=N where \emptyset is less than or equal to a random

nummer less than N

(ie: for a random number of \emptyset ,1,or 2, N=3)

ORMATION Output: A=Random Number

Notes;

If N is a power of it is considerably faster to use N=Ø which causes an 8-bit value to be returned without ranging. Use an AND instruction to range it yourself.

olynomial spirt register RAMSHT in system RAM. This routine uses $\stackrel{ o}{\leftarrow}$ RANGED is called in GETNUM while waiting for gameselection/parameter entry. Thus each execution of a program will resive different random For 'prestable' random numbers, alter RANSHT yourself after parameter acceptana.

INTRODUCTION

The Bally Professional Arcade is a full-color video game system based on the mass-ram-buffer technique. A mass-ram-buffer system is one in which one or more bits of RAM are used to define the color and intensity of a pixel on the screen. The picture on the screen is defined by the corrents of RAM and can easily be changed by modifying RAM.

The system uses a 480 Microprocessor as it's main control unit. The system ROM has software for four sames: Gunfig, Checkmate, Scribbling, and Carulator. Additional ROM can be accessed through the silicon cassette connector. Inree custom mips are used for the video interface, special video processing unctions, keyboard and control handle interface, and audio generation.


The system exists both high-resolution and low-resolution models. The three custom the ps can operate in either mode. The mode of operation is determined by bit \emptyset of output port 8H. It must be set to \emptyset for low-resolution and 1 for high resolution. This bit is not set to \emptyset at power up the must be set by software before any RAM operations can be performed.


MEMORY MAP

In both the low and high resolution models, the operating system ${\sf ROM}$ is in the first 8K of memory space. The silicon cassette ${\sf ROM}$ is in the space from 8K to 16K. The standard screen RAM begins at 16K. In the low-resolution unit, standard screen RAM is 4K bytes; in the high-resolution unit it is 16K bytes. Magic screen RAM begins at location \emptyset . Hais the same size as standard screen RAM. All memory above 32K is available for expansion. Withe low-resolution unit, memory space 20K - 32K is ayailable for amansion.

om a memory lecation between and 16K the data When data is read comes from the ROM When data is written in a nemory location (X) between \emptyset and 16K the system actually writes Ω modified from of the data in location \$16K\$. The modification is pufformed by the magic Thusthe RAM from 0 to 16K system in the Date Chip and Address Chip. is called Magic Merry.

PROPRIETA






SCREEN MAP


In the Bally Professional Arcade, two bits of RAM are used to define a pixel on the screen. One 8-bit byte of RAM therefor defines four pixels on the screen.

In the low-resolution model there are 40 bytes used to define a line of data. This gives a horizontal resolution of 160 pixels. The vertical resolution is 102 lines. The screen therefor requires $102 \times 40 = 4,080$ by es. The remaining 16 bytes of the 4K RAM are used for scratch pad. Here of the RAM can be used for scratchpad by blanking the screen before the 102nd line. This will be rescribed later.

In the high-resolution model there are 80 bytes and 320 pixels per line. The 204 lines require 16,320 bytes of RAM. 64 bytes of the 16K RAM are left for scratch pad.

In both models the first byte of RM is in the apper left-hand corner of the screen. As the RAM address increases, the position on the screen moves in the same directions as the TV scan; free left-to-right and from top-to-bottom. The four pixels in each byte are displayed with the least significant pixel, the one defined by bots \emptyset and 1, on the right.





COLOR MAPPING

Two bits are used to represent each pixel on the screen. These two bits, along with the LEFT/RIGHT bit which is set by crossing the horizontal color boundary, map each pixel to one of eight different color registers. The value in the color register then defines the color and intensity of the exel on the screen. The intensity of the pixel is defined by the three least significant bits of the register, 000 for darkest and 111 fb lightest. The color is defined by the five most significant bits. The color registers are at output ports 0 through 7; register 0 at port 1, register 1 at port 1, etc.

The color registers can be accessed as individual ports ar all eight can be accessed by one OTIR instruction. The OTIR instruction is to port BH (register F=BH) and register B should be jet to 8. The eight bytes of data pointed to by HL will go to the color registers

HL — memory Location X Color Register 7

X+1 Color Register 6

X+2 Color Register 5

X+3 Color Register 4

X+4 Color Register 3

X+5 Color Register 2

X+6 Color Register 1

X+7 Color Register 9

The horizontal color boundary (bits Ø-5 of port 9) defines the hori-

The horizontal color boundary (bits \emptyset -5 of port 9) defines the horizontal position of an imaginary vertical line on the screen. The boundary line can be position between any two adjacent bytes in the low-resolution system. The line is immediately to the left of the byte whose number is sent to bits \emptyset -5 of port 9. For example, if the horizontal color boundary is set to \emptyset , the line will be just to the left of byte \emptyset ; if it is set to 20, the line will be between bytes 19 and 20 in the center of the screen.

If a pixel is to the left of the boundary, its LEFT/RIGHT bit is set to 1. The LEFT/RIGHT bit is set to \emptyset for pixels to the right of the boundary. Color registers \emptyset -3 are used for pixels to the right of the boundary and registers 4-7 are used for pixels to the left of the boundary.

In the high-resolution system, the boundary is placed in the same position on the screen but between different bytes. If the value X is sent to the horizontal colon boundary, then the boundary will be between bytes 2X and 2X-1. If the value 20 is 2nt, the boundary will be between 39 and 30, in the centur of the screen.

To put the entire screen, including the right de background, on the left side of the boundary, set the horizonal color boundary to 44.

BACKGROUND COLOR


On most television the area defined by RAM is sightly smaller than the screen. There is menerally extraospace on all four sides of the RAM area. The color and intensity of this area is defined by the background color number (bits 6 and 7 of poor 9). These we bits, along with the LEFT/RIGHT bit point to one of the color registers which determines the color and intensity.

VERTICAL BLANK

The Vertical Blank Register (output port AH) contains the line number on which vertical blanking will begin. In the low-resolution system bit \emptyset should be set to \emptyset and the line number should be in bits 1-7. In the high-resolution system the line number is in bits \emptyset -7. The background color all be displayed from the vertical blank line to the bottom of the screen. This allows the RAM that would normally be displayed in that area to be used for scratch ad. If the vertical blank register is set to \emptyset the entire RAM can be used for scratch pad. In a low-resolution system the register must be set to 101 or less; in a high-resolution system it must be set to 210 or less.

SUMMARY

The following color register map shows which color registers are used to define colors in different areas of the screen. The map assumes the background color is set to \emptyset . It were set to then color registers 1 and 5 would be used for background instead of and 4. In the low-resolution system the color boundary is between bytes X and X-1. In the high-resolution system the boundary is between bytes 2X and 2X-1.



INTERRUPT FEEDBACK

When the Z-80 acknowledges an interrupt it reads 8 bits of data from the data bus. It then uses this data as an instruction or an address. In the Bally Professional Arcade this data is determined by the contents of the interrupt feedback register (output port DH). In responding to a screen interrupt the contents of the interrupt feedback register are placed directly on the data bus. In responding to a light pen interrupt the lower four bits of the data bus are set to Ø and the upper four bits are the sum as the corresponding bit of the feedback register.

INTERRUPT CONTROL

In order for the 100 to be interrupted the internal interrupt enable flip-flop must be eat by an EI instruction and one or two of the external interrupt enable bits must be set (output port 17). If bit 1 is set, light pen interrupts can occur. If bit 3 is set, screen interrupts can occur. If both bits are set, both interrupts can occur and the screen interrupt has higher priority.

The interrupt mode bits determine that happens if an interrupt occurs when the Z-80's interrupt enable lip-flop is not set. Each of the two interrupts may have a different mode. In mode to be Z-80 will continue to be interrupted artil it finally enables interrupts and acknowledges the interrupt. In mode 1 the interrupt will be discarded if it is not acknowledged by the next instruction after it occured. If mode 1 is used the software must be designed such that the system will not be executing certain Z-80 instructions when the interrupt occurs. The opcodes of these instructions begin with CBH, DDH, EDH, and FDH.

The mode bit for light pen interrupt is bit \emptyset of port EH and the mode bit for screen interrupt is bit 2 of port EH.

SCREEN INTERRUPT


The purpose of the screen interrupt is to synchronize the software with the video system. The software must send a line number to the interrupt line register (output port FH). In the low-resolution system bit \emptyset is set to \emptyset and the line number is sent to bits 1-7. In the high-resolution system the line number is sent to bits 0-7. If the screen interrupt enable of it is set, the Z-80 will be interrupted when the video system completes beauning the line in the interrupt register. This interrupt can be died for timing since each line is scanned 60 times a second. It can also be used in conjunction with the color registers to make as many as 256 color-intersity combinations appear on the screen at the same time.

LIGHT PEN INTERRUPT

The light pen interrupt occurs when the light ten trigger is pressed and the video scap crosses the point on the scheen where the light pen is. The interrupt routine can read two register to determine the position of the light pen. The line number is read from the vertical feedback register input port Ethal In the high-resolution system the line number is in bits \emptyset -7. In the low-resolution system the line number is in bits 1-7, bit \emptyset should be ignored. The horizontal position of the light pen can be ditermined by reading input port FH and subtracting 8. In the low-resolution system the resultant value is the pixel number, \emptyset to 159. In the high-resolution system the resultant must be multiplied by two to give the pixel number, \emptyset to 358.

MAGIC REGISTER

As described earlier, the Magic System is enable when data is written to a memory location (X) from \emptyset to 16K. A modified form of the data is actually written in memory location X+16K. The magic register (output port CH) determines how the data is modified. The purpose of each bit of the magic register is shown below.



The order is which magic functions are performed is as follows: Expansion is done first; rotating or shifting; Liopping; OR or XOR. As many as four (an be used at any one time and any function can be bypassed. Rotate and shift as well as OR and ten cannot be done at the same time.

EXPAND

The expander is used to expand the 8 bit data bus into 8 pixels (or 16 bits). It expands a Ø on the data bus into a two-bit pixel and a 1 into another two-bit pixel. Thus, two-color patterns can be stored in ROM in half the normal memory space.

During each memory write instruction using the expander, either the upper half or the lower half of the data bus is expanded. The half used is determined by the expanded lip-flop. The flip-flop is reset by an output to the largic register and is toggled ther each magic memory write. The upper half of the data bus is expanded when the flip-flop is \emptyset , and the lower half when the flip-flop is

The expand register (output port 9H) determines the pixel values into which the data bus will be expanded. A pOn the data bus will be expanded into the pixel defined by bits p0 and 1 of the expand register. A 1 on the data bus will be expanded into the likel defined by bits 2 and 3 of the expand register.

The pixels generated by bit \emptyset or \emptyset of the data bus will be the least significant pixel of the expanded byte. The mss significant pixel will come from bit 3 or 7.

SHIFTER


The shifter, flopper, and rotator operate on pixels rather than bits. Each byte is thought of as containing four pixels, each of which has one of four values. The four pixels are referred to as P \emptyset , P1, P2, and P3. P \emptyset is composed of the first two bits of the byte.

The shifter shifts data \emptyset , 1, 2, or 3 pixels to the right. The shift amount is determined by bits \emptyset and 1 of the matter register. The pixels that are shifted out of one byte are shifted into the next byte. \emptyset 's are shifted into the first byte of a sequence, the shifter assumes the first byte of a sequence is the first magic meany write after an output to the magic register. Each sequence must be pitialized by an output to the magic register and data value be sent 1 the magic register in the middle of a sequence.

FLOPPER

The output of the flopper is a mixror image of 10° 's input. Pixel Ø and 3 exchange values as do pixel 1 and 2.

The diagrams on the following page show examples of shifting and flopping.



ROTATOR

The rotator is used to rotate a 4 X 4 pixel image 90° in a clock-wise direction. The rotator is initialized by an output to the magic register and will re-initialize itself after every eight writes to magic memory. To perform a rotation, the following procedure must be performed twice. This the top byte of the unrotated image to a location in magic memory. This the next byte to the first location plus 80, the next byte to the first location plus 80, and the last byte to the first location plus 240. After eight sites the data will appear in RAM and on the screen rotated 90° from the original image.

The rotator can only be used in commercial mode

The diagram on the following page shows an example of rotating.

PROPRIE TARY

Dave Sutting .

7 00

PROPRIETARY INFORMATION

P 3

P 7

=

<u>P</u>

P 2

P 6

<u>_</u>

Nutting .			
РО	Р 4	Jagg c	P12
١d	P 5	6d	PI3
P 2	Р6	PIO	PI4
е Б	2 d	PII	PI5

Associates & press <u>₹</u>

P5

9 8

P12

REPRODUCE ORIGINAL DO NOT

OR AND XOR

These functions operate on a byte as 8-bits rather than four pixels. When the OR function is used in writing data to RAM, the input to the OR circuit is ORed with the contents of the RAM location being accessed. The resultant is then written in RAM.

The XOR function operates in the same way except that the data is XORed instead of Red.

INTERCEPT

Software reads the intercept register (input por 8H) to determine if an intercept occurred on an OR or XOR write. An intercept is defined as the writing of a non-zero pixel in a dixel location that previously contained a non-zero pixel. A non-zero pixel is a pixel of a value of $\emptyset 1$, $1\emptyset$, or 11. A 1 in the intercept register means an intercept has occurred. Bits $\emptyset - 3$ give the intercept information for all OR or XOL writes since the last input from the intercept register. An input from the intercept register resets these bits. A bit is set to 1 if an intercept occurs in the appropriate position and will not be reset until after the next intercept register input.

Bit

- Ø Intercept in pixel 3 in an OR or XOR write since last reset
- 1 Intercept in pixel 2 in an OR or XOR write since last reset
- 2 Intercept in pixel 1 in an OR or XOR write since last reset
- 3 Intercept in pixel Ø in an OR or XOR write since last reset
- 4 Intercept in pixel 3 in last OR or XOR write
- 5 Intercept in pixel 2 in last OR or XOR write
- 6 Intercept in pixel 1 in last OR or XOR write
- 7 Intercept in pixel Ø in last OR or XOR write

PLAYER INPUT


The system will accommodate up to four player control handles at once. Each handle has five switches and a potentiometer. The switches are read by the Z-80 on input ports 10H - 13H and are not debounced. The switches are normally open and normally feedback \emptyset 's.

The signals from a potentiometers are changed to digital information by an 8-bit Analog to-Digital Convertor. The four pots are on input ports 1CH - 1FH. All pare fedback ten the pot is furned fully counter-clockwise and all as when turned fully clockwise

The 24-button keyper is read on bits \emptyset -5 of port 14H-17H. The data is normally \emptyset and if more than one button is decressed, the data should be ignored. The keypad will not send back the proper data if any of the player control switches are closed. Here and in, the buttons are not debounced.

Player control inputs are shown with following age.

PROPRIE



MASTER OSCILLATOR

The frequency of the master oscillator is determined by the contents of several output ports. Port 10H sets the master frequency. It is given by the following formula:

If bit 4 of output port 15H is set to 1, the master oscillator frequency will be modulated by no set. The amount of modulation will be set by the 8-bit pose volume register, output port 17H.

If bit 4 of output port 15H is set to \emptyset , the frequency of the master oscillator will be modulated by a constant value to give a vibrato effect. The amount of modulation will be set by the vibrato depth register (the first 6 bits of output port 14H). The speed of modulation is set by the vibrato speed register (upper 2 bits of output port 14H); $\emptyset\emptyset$ for fastest and 11 for slowest.

Frequency modulation is accomplished by adding condulation value to the contents of port the and sending the result to the master oscillator frequency generate. In noise modulation, the modulation value is an 8-bit word from the noise generator. If a bit in the noise volume register is set to, the corresponding bit in the modulation value word will be set 40. In vibrato modulation, the modulation value alternates between 4 and the contents of the vibrato volume register.

Modulation can be completely disabled by setting the master volume to \emptyset if noise modulation is being used, or by setting the vibrato depth to \emptyset when vibrato is used.

TONES

The system contains three tone generators each clocked by the same master oscillator. The frequency of Tone A is set by output port 11H, Tone B by output port 12H, and Tone C by output port 13H. The frequency is given by the following formula:

 $F_{1} = \frac{F_{m}}{2 \text{ (contents of TONE PORT+1)}} = \frac{894}{(PORT 10H+1) \text{ (contents of TONE PORT+1)}} Khz$


The tone volumes are controlled by output ports 15H and 16H. The lower 4 bits of port 16H set Tone A Volume, the opper 4 bits sets Tone B Volume. The lower 4 bits of port 15H sets Tone C Volume. Noise can be mixed with the tones by setting bit 5 of port 15H to 1. In this case the noise volume is given by the apper 4 bits of port 17H. In all cases a volume of 4 is silence and a volume of 4 is loudest.

SOUND BLOCK TRANSEER

All 8 bytes of sound control can be sent to the audio circuit with one OTIR instruction. Register C should be sent to 18H, register B to 8H and HL porting to the sortes of data. The data pointed to by HL goes to port 7H and the next 7 bytes of data goes to ports 16H through 10H.

17H Data-to-port HL -> Memory Location χ 16H X+1Data-to-port 15H χ+2 Data-to-port 14H X+3Data-to-port X+4 Data-to-port 13H 12H X+5 Data-to-port 11H X+6 Data-to-port

X+7 Data-to-port 10H




OUTPUT PORTS

PORT NUMBER		FUNCTION
ØН		Color Register Ø
1H		Color Register 1
2H		Color Register 2
3H		Color Register 3
4H	2	Color Register 4
5H	F	Color K egister 5
6Н	3	Color egister 6
7H	Ş	Color Register 7
8H		Low/High Resolution
9Н	NFORMATION	Horizontal Color Bourdary, Background Color
АН	2	Vertical Blank Register
ВН		Color Block Transfer
СН	>	Magic Register
DH	α	Interropt Feedback Register
EH	ROPRIE TARY	Interport Enable and Hode
FH		Interrupt Line
1ØH	IE	Master Oscillator
11H	Œ	Tone Frequency
12H	σ	Tone B Frequency
13H	\sim	Tone C Frequency
14H	7	Vibrato Register
15H	•	Tone C Volume, Noise
		Modulation Control
16H		Tone A Volume, Tone B Volume
17H		Noise Volume Register
18H		Sound Block Transfer
19H		Expand Register

INPUT PORTS

PORT NUMBER		FUNCTION
8H EH FH 1ØH 11H 12H 13H 14H 15H 16H	PROPRIE TARY INFORMATION	Intercept Feedback Vertical Line Feedback Horizontal Address Feedback Player 1 Handle Player 2 Handle Player 3 Handle Player 4 Handle Keypad Solumn 0 (rioc) Keypad Solumn 1 Keypad Solumn 2 Keypad Solumn 3 (left)
	PROPRIE TARY	Dave Sutting DO NOT F




MICROCYCLER

The purpose of the microcycler is to combine the 16-bit Address Bus and the 8-bit Data Bus from the Z-80 into one 8-bit Microcycle Data Bus to the Data Chip, Address Chip, and I/O Chip. This was done to reduce the pin count on the components.

The Microcycle Data Bus can be in any of four modes. Its mode is controlled by MCØ and War coming from the Data Chip and $\overline{\text{RFSH}}$ from the Z-8Ø. The modes are shown below.

		\mathbf{L}	
RFSH	MCØ	MCO	Microc≤ Data Bus Contents
		H	§ Œ
Ø	Ø	\emptyset	AØ - 🔀 from Z-8Ø
Ø	Ø	1	AØ - AZ from Z-8Ø
Ø	1	Ø	AØ - AB From Z-8Ø
Ø	1	100	AØ – Æ from Z-8Ø
1	Ø	\emptyset	AØ - AB from Z-8Ø
1	Ø	1	A8 - A15 from Z-80
1	1	Ø	DØ – D≷from Z–8Ø
1	1	1	DØ - 😿 to Z-8Ø
		<u>o</u>	9

MCØ and MC1 change 140 sec after the rising edge of $\underline{\Phi}$. Their changes are shown in the timin diagrams of various instruction cycles.



ADDRESS CHIP DESCRIPTION

The Microcycle Decoder generates twelve bits of Z-8Ø address from the 8-bit Microcycle Data Bus. This address is then fed through MUX I and MUX II to MAØ-5 which go to the RAM. The Scan Address Generator generates a 12-bit address which is used to read video data from the RAM. This address goe from Ø to FFFH once every frame (1/60 sec.).

MUX I sends either the Gran Address of 3-80 Address to its 12 outputs. An output of the Scan Address Generator controls MUX I If the Scan Address Generator and the Z-80 request memory cycle it the same time, the Scan Address Generator will have higher priority of the Z-80 will be required to wait (by the WAIT output). The Scan Address Generator never requires the memory for more than one consecutive memory cycle, so the Z-80 is never required to wait for the memory for more than one cycle. HORIZ DR and VEXT DR synchronize the Scan Address Generator with the Data Chip and the TV Scan.


The purpose of MUX II is to multiplex its 12 inputs to the six address bits in the two time slaves required for $4K \times 1$ 16 pin RAMS.

The Memory Cycle General controls memory cycles generated by either the Z-8 \emptyset or Scan Address Generate $\overline{\text{MREQ}}$, $\overline{\text{RD}}$, $\overline{\text{MI}}$, $\overline{\text{RFSH}}$, and A12-A15 are from the Z-8 \emptyset . A12-A15 are fed a rectly from the Z-8 \emptyset because if they were brought out of the microcycle decoder, they would arrive too late in the memory cycle. The RAS \emptyset - RAS3 outputs are used to activate memory cycles. In the consumer game, only RAS \emptyset is used to one bank of RAM (4K x 8). In the commercial game, all four RAS's are used to control four banks of RAM (16K x 8). WRCTL and LTCHDO are control signals to the Data Chip. WRCTL tells the Data Chip when to place data to be written to memory on the memory data bus. LTCHDO tells the Data Chip when valid data from RAM is present on the memory data bus.

As mentioned earlier, $\overline{\text{WAIT}}$ is generated when the Z-80 and Scan Address Generator both request memory at the same time. $\overline{\text{WAIT}}$ is also generated for one cycle every time the Z-80 requests a memory access, even if there is no conflict with the scan Address. This is because the microcycler slows down Z-80 memory accesses. The Z-80 address bus and data bus must time share the microcycle bus so the Z-80 data reaches the microcycle bus very late in the memory cycle.

The INT Generator generates two types of interrupts to the Z-80; Light Pen and Screen interrupts. A screen interrupt is generated when screen interrupts are enabled and the TV scan completes a contain line on the screen (from 0 to 255). The line at which the interrupt will occur is determined by the Z-80. This interrupt can be used for timing since the TV rescans every line since every 1/60 sec. A light pen interrupt occurs when the light pen interrupt is enabled and $\overline{\text{LIGHT PEN}}$ goes low. The current scan address is laved in latent in the Scandidress Generator. The Z-80 can read the contents of these latches to desirmine the scan address at the time $\overline{\text{LIGHT PEN}}$ was activated and thus the position of the light pen on the screen.

The I/O Decode circuit α used during Z-8Ø input and output instructions. Z-8Ø input instructions are used to read the scan address after light pen interrupts. Output instructions are used to enable the two interrupts and set the line number for screen interrupts.



DATA CHIP DESCRIPTION

The TV Sync Generator uses 7M and $\overline{7M}$ (7.159090 Mhz square waves) to generate NTSC standard sync and blank to be sent to the Video Generator. It also generates HORIZ DR and VERT DR for synchronization with the Address Chip. HORIZ DR occurs once every horizontal line (63.5 usec), and VERT DR occurs once every frame (16.6 msec).

The Shift Register load parallel data from the memory data bus (MDØ - MD7) and shifts it out of it two serial outputs. The TV sync Generator controls when data is loaded or wrifted. In a consumer game, in two outputs of the shift register are sent through MUX I to MUX II. On a commercial game, SERIAL Ø and SER UL 1 are sent through the MUX to MUX II. The two bits from MUX I select 8 bits to be sent through MUX II to the Video Generator. These 8 bits then determine the analog values of VIDEO, R-Y, and B-Y. 2.5V is a 2.5 D C reference avel.

The Clock Generator generates $\emptyset G$ and \overline{PX} from 7M. These are the clocks for the rest of the system. The frequency of \overline{PX} is half that of 7M and the frequency of $\emptyset G$ is half that of \overline{PX} .

The Microcycle Generator generates the microcycle corrol bits, MCØ and MC1, from \overline{IORQ} , \overline{MREQ} , \overline{R} and $\overline{M1}$, all from the Z-8Ø.

In memory write cycles WRCTL is activated and the Memory Control circuit generates $\overline{\text{DATEN}}$. The Magic Function Generator takes the data from the Z-8Ø on MUXDØ - D7 and transfers it to MDØ - MD7. If a Magic write is being done, the Magic Function Generator will modify the data as required before it places it on the memory data bus.

A Magic write is a memory write cycle in which data is written to a location, (X) from \emptyset to 16K. All memory from \emptyset to 16K is ROM and cannot be modified. The data is modified by the Magic Function Generator and is written to location \longrightarrow 16K. The way in which the data is modified is determined by the 7 bis coming from the I/O registers.


In memory reads, data in transferred (x2m MDØ - MD7 to MUXDØ - MUXD7.


Also, LTCHDO is activate which causes the data from AM to be latched up in a register in the Magic Function, generator. To latched data is used in some magic functions.

The I/O registers are \mathbb{Z}_{2} and \mathbb{Z}_{3} in the Address Chip.

PROPRIETARY

FON





I/O CHIP DESCRIPTION


The Z-8Ø communicates with the I/O Chip through input and output instructions. The state of an 8 x 8 switch matrix can be read through the Switch Scan circuit. When an input instruction is executed, one of the SOØ-SO7 lines will be activated. When a line is activated, the switch matrix will feed back eight bits of data on SIØ-SI7. This data is in turn fed to the Z 8Ø through MUXDØ, - MUXD7.

The Z-80 can read the position of four potentiometers (ots) through the A-D Converter circuit. The pots are continuously scalar d by the A-D Converter and the result of the convergions are stored in a RAM in the A-D Converter circuit. The Z-80 simply reads this RAM with input instructions.

The Z-8Ø loads data into the Music Processor with output instructions. This data determines the Characteristic of the audio that is generated. The Music Processor is described in detail below.

PROPRIET

00



MUSIC PROCESSOR

The music processor can be divided into two sections. The first section generates the Master Oscillator Frequency and the second section uses the Master Oscillator Frequency to generate tone frequencies and the analog audio output. The contracts of all registers in the Music Processor are set by output instructions from the $Z-8\emptyset$.

Master Oscillator Frequency is a square wave whose frequency is determined by the 8 binary inputs to the Master Oscillator. The 8-bit word is the sum of the contents of the Mux is controlled by Mux REG.


If MUX REG contains Ø, then data from the Vibrato System will be fed through the MUX. The two bits from the Vibrato Frequency Register determine the frequency of the square wave output of the Low Frequency Oscillator. The 6-bit and at the output of the AND gates oscillates between Ø and the contacts of the Vibrato Register. The frequency of oscillation is determined by the contents of the Vibrato Frequency Register. The 6-bit ward, along with two ground bits are fed through the MUX to the Adder. This causes the Master Oscillator Frequency to be modulated between two facuses thus giving a vibrato effect.


If MUX REG contains 1, then data from the Noise System will be fed through the MUX. The 8-bit word from the Noise Volume Register determines which bits from the Noise Generator will be present at the output of the AND gates.

If a bit in the Noise Volume Register is \emptyset , then the corresponding bit at the output of the AND gates will be \emptyset . If a bit in the Noise Volume Register is 1, then the corresponding bit at the output of the AND gates will be noise from the Noise Generator. This 8-bit word is sent through the MUX to the Adder. The Master Oscillator Frequency is modulated by noise.

In the second part of the Music Processor, the square wave from the Master Oscillator is fear to three Tone Generator circults which produce square waves at their out uts. The frequency of their outputs is determined by the contents of their Tone Generator Resister and Master Oscillator Frequency. The 4-bit words at the output of the AND gates oscillate between Ø and the contents of the Tone Volume Register. These 4-bit words are sent to D A Converters whose outputs oscillate between GND and a positive analyst voltage determined by the ontents of the Tone Volume Register.

One Noise bit and four worse Volume bits from the first section of the Music Processor are fed to a set of AND gates. This set of AND gates operates the same way at the AND gates for the tones except that the Noise AM Register must contain a 1 for the outputs of the AND gates to oscillate. The analog outputs of the four D-A Converters are summed to produce the single audio output.






CUSTOM CHIP TIMING


The following diagrams show the relationship of various signals in the system during different types of operations. Delays are shown to be zero nsec from the clock edge which causes the transition. The actual delay is even in "Electrical Specification for Midway Custom Circuits".


MUXDØ - MUXD7 is a \mathbb{R}^2 it bidirectional address and tata bus for the custom chips. Busing this technique 16 bits of address and 8 bits of data can be sent to the custom chips on 8 wires. The state of the bus is determined by MC3 and MC1 from the data chip and $\overline{\text{RFSH}}$ from the Z \mathbb{Z}^4


RFSH	MC1	MCØ	R A
L	L	AR)	AØ - Aigto custom chips.
L	L	ETAR	AØ - A7 to custom ch
L	Н	PRI	AØ - Sto custom ch
L	Н	ROPRI	AØ - A7 to custom chips
Н	L		AØ - A7 to custom chips
Н	L	Н	A8 - A15 to custom chips
Н	Н	L	DØ - D7 to custom chips
Н	Н	Н	DØ - D7 from custom chips





MEMORY WRITE WITHOUT EXTRA WAIT STATE












DO NOT REPRODUCE




VIDEO TIMING

The frequency of \overline{PX} is half that of 7M and the \emptyset is one-fourth 7M. There are 455 cycles of 7M per horizontal line and 113 3/4 Φ cycles per line. Because of the extra 3/4 cycle \emptyset must be resynchronized at the beginning of \overline{PX} to line. This is done by stalling \emptyset for 3 cycles of 7M. \overline{PX} also stalled for the same amount of time. The timing relationship is shown below. The diagram also shows the relationship of \overline{PX} TDR to HORIZEDR. The two RES pulses shown are the first two vices RAS signals of a line, each line contains forty.


Dave Nutting Associa

PROPRIETARY INFOR


O NOT REI



BO NOT REPRODUCE. DR. JG. PX AND RAS



RELATIONSHIP BETWEEN HORIZ DR, HORIZ BLANK, HORIZ SYNC AND COLOR BURST \overline{M} SHADED AREA VOLTAGE DETERMINED BY THE DATA IN RAM EACH HORIZONTAL DIVISION IS EQUAL TO 312 CYCLES OF THE PATTERN REPEATS EVERY 455 CYCLES OF 7M



RELATIONSHIP BETWEEN VERTICAL SYNC, VERTICAL BLANK AND VERTICAL DRIVE EACH HORIZONTAL DIVISION REPRESENTS ONE HORIZONTAL SCAN


ELECTRICAL SPECIFICATION FOR MIDWAY CUSTOM CIRCUITS

I. GENERAL SYSTEM PARAMETERS

I. A. Power Supplies

- 1. VDD=+5.0V <u>+</u>5%
- 2. VGG=+10.0V +5%
- 3. VSS=0.0V

I. B. Timing Signals



+Note

High time is time clock at > .6V.

2) Rise time from zero level to one level.

I. B. (Continued)

*Note:

- 1. High time is time between 50% points.
- 2. Clock signals are generated by low power Shottky Logic (series 74LS). Full level swing on clock signals to be achieved through external resistor to VDD. Zero level .7V to OV.
- 3. Rise time from zero level to .9VDD.

I. C. Z80 Data (MUXDØ-MUXD7)

- 1. Z80 D ta Bus interface requires a three-state output/input buffe. The three states are defined below.
- 2. Logic .5V + noise generated by thip, noise for address chip is .15% @ -430 μ A
- 3. Logic 2.7V @ +70μ\$
- 4. High ampedance: Leakage at either ogic 0 or 1 to be less than $5\mu A$.
- Transient Response: Transition from High Impedance to cor 1 will be complete within 442nsec if the 90% point of \$\overline{\rho}\$ of the last wait state of input eycle or 442nsec of the 90% point of \$\overline{\rho}\$ of the second wait state of the interrunt acknowledge cycle.

The maximum loss will be 80pf. This includes 14pfd for two custom chips.

- 6. Exception: The path chrough the Data chip connecting the RAM bus with the Z85 bus shall introduce a maximum of 160nsec of delay.
- 7. The landdress byte will be valid on the Z80 Data Bus at least 62nsec before \emptyset . The high address byte will be valid at least 79nsec before $\widehat{\emptyset}$. The data byte will be valid 55nsec before $\widehat{\emptyset}$.

I. D. RAM Data Bus (MDO-MD7) - Home Game

- 1. The RAM Data Bus will require three state logic buffers.
- 2. Logic 0: .5V @ -25μA
- 3. Logic 1: 2.7V @ +25μA
- 4. High Impedance: $5\mu A$ maximum leakage at either logic 0 or 1.
- 5. Transient Response: The outputs shall transition from High Impedance to 0 or 1 within 120nsec of 7M. The outputs shall transition from 1 or 0 to high impedance within 20nsec of 7M. Maximum load will be 20pf.

I. E. RAM Data Dus (MDO-MD7) - Commercial Games

- 1. The RAData Bus will bequire three state logic buffers.
- 2. Logic 1: 2.7V @ +25μΑ
- 4. High Imedance: 5μΑ ximum leakage of either logic 0 or 1.
- 5. Transient Response: The output shall transition from High Insedance to 0 or 1 within 120nsec of 7M. The output shall transition from Nor 0 to High Impedance within 2nsec of 7M. Maximum load will be 10pf.
- I. F. Ambient operating temperature $\geq 0^{\circ}$ C, $\leq 2^{\circ}$ C.
- I. G. Storage tenserature $\geq -65\%$, $\leq 150^{\circ}$ C.
- I. H. Packing 4 in plastic.

II. CUSTOM CIRCUITOSPECIFICATION

This specification defines the terminal characteristics for each of the custom circuits. These specifications shall take precedence in case of conflict. All \emptyset references refer to the \emptyset and $\overline{\emptyset}$ inputs to the address and I/O chip.

II. A. Data Chip

1.	Input Pin List		<u>VO</u> (V)	<u>V1</u>	td (Low) ¹ (nsec)	td (High) ¹ (nsec)	<u>Ref</u> .
	MREQ		.5	2.45	132	.6	7M
	RD		.5	2.45	12	6	7M
	IORQ		.5	2.45	112	126	7M
	7M	See	Sect	ion I.B			
	7 M	11		11			
	WRCTL		.5	3.1	82	82	7M
	Mī		.5	2.45	12	82	7M
	LTCHDO		.5	3.1	120	120	7M
	Serial 0		.5	2.45	30	30	7M
	Seria		.5	2.45	30	30	7 M
2.	Power Supplies		%		1.1		



See Z80 Date Bus Spec. MXDO MXD1 MXD2 MXD3 MXD4 MXD5 MXD6 MXD7 MD0 MD1 RAM Data Bus Spec Season I.D. 11 See MD1 MD2 MD3 MD4 MD5 MD6 11 MD7

4.	Outputs	<u>VO</u> (V)	$(\frac{10}{\mu A})$	<u>V1</u> (V)	$(\frac{I1}{\mu A})$	CAP (pf)	tp (nsec)	<u>Ref</u> .
	VIDEO* R-Y*	* *				10 10	100 600	7M
	B-Y* HORIZ DR VERT_DR	* Note 4 Note 4	400 400	2.7	20 20	10 20 20	600 20 20	7M 7M
	2.5V ⁶ Ø PXCLK	Note 4 Note 4	400 400	2.7	20 20	10 10	DC 100 100	7M 7M
	MCO MC1 DATEN	Note 4 Note 4 Note 4	400 400 400	2.7 2.7 2.7	20 20 20	10 10 10	120 120 90	7M 7M 7M
	AT	1	Juc.	L	2 1			
	*Video	Y, B-Y are	agalog o	utputs	1 40ns	ec rate	e. Video),
	must swit	ch from 10% 3-Y transiti	%• % 0 90% io % s not	to exc	.d .6μse	te in c.	140nsec.	
	\(\)	`		i	71			
	TARY II		ıttin	I	0			
t _d ((Low) and t	d (High) is	₹ s g aximun	_		xcept i	where a	
min For Ser	imum is cho IORQ R a ial O an S	own. to Ø ^t d (La Serial 1 wi	=132ns Operat	sec td	<u>(H</u> igh)=6r			
.5٧	+ nois	enerated by esistor cha	chip.	1		11 bec	ome test	


Tap on hot esistor chains for a capacitor. Will become test input with coltage applied > 8V.


The Z80 Ø generated by this signal with a clock driver which introduces a delay of <20nsec.

II. B. I/O CH	hip
---------------	-----

1/0	<u>Unip</u>					
1.	Input Pin List	<u>vo</u>	<u>V1</u>	Ref	t _d (High) (nsec)	t _{d (Low)} (nsec)
	Reset MONOS RD IORQ Ø	.5 Note .5 .5 See Se	2.45	ø or Ø ø6 I.B.	166 146 Ø	172 Ø or Ø 132 Ø
	S10 S11 S12 S13 S14 S15 S16 S17 TEST W	ciates, Fregis is is is	3.3 3.3 3.3 3.3 3.3 3.3 5.0	DUCE		Note 3 Note 3 Note 3 Note 3 Note 3 Note 3 Note 3
2.	Power Supplies See Setion I.A.	g Associa		REPRODUCE		
3.	Bus Connections MUXDO See Z80 [MUXD1 " MUXD2 " MUXD4 " MUXD4 " MUXD4 " MUXD5 " MUXD6 " MUXD6 " MUXD7 "	Dave Nustin	Spec :	Section I	. C.	
4.	Ou tpu Q	$\frac{VO}{(V)}$	$(\frac{I0}{\mu A})$	<u>V1</u> (V)	$(\frac{11}{\mu A})$	
	Audio Note 4 Discharge Note 5 SOØ Note 3 SO1 Note 3 SO2 Note 3 SO3 Note 3 SO4 Note 3 SO5 Note 3 SO6 Note 3 SO7 Note 3	Note 7 Note 7 Note 7 Note 7 Note 7 Note 7 Note 7 Note 7	7 200 7 200 7 200 7 200 7 200 7 200	4V 4V 4V 4V 4V 4V 4V	1650 1650 1650 1650 1650 1650 1650	
	POT Ø Note 2 POT 1 Note 2 POT 2 Note 2 POT 3 Note 2		5 5 5 5	Vpp5 Vpp5 Vpp5 Vpp5		

- Note 1 MONOS triggers at 2.1 volts $\pm 2\% \pm \text{noise}$ voltage when the supply is 5.25V.
- Note 2 Open source-Voltage measured with 0.2ma.
- Note 3 Time from load of address into microcycle register to date valid on MUX data bus from SI inputs (data path through address decoder, out on SO outputs, through closed switch and isolation diode, into SI input to MUX Data Bus) shall be 2μsec max. Drop of isolation diode will be 0.7V max. SO must drive 2kΩ in the high level. Max C load of SO hall be 300 pf. SI input shall have kill device habled by INPUT.
- Note 4 Audio voltage oscillates between OV and one of the rollowing voltages; .33, .67 \square .00, 1.33, 1.67, 2.00, 33, 2.67, 3.88, 3.33, 3.67 \square .00, 4.33, 4.67 and 00. These voltages should be $\pm 6\%$. The load shall be 1000pf and ± 100 k Ω .
- Note 5 Discharge is open drain to Vo Discharges .01µfd capacitor to .2% in 144µsec.
- Note 6 Or \overline{IOREQ} Ref. $0 \ \overline{p}$ td (Low)=152nsec td (High)=166nsec.





II. C. Address Chip

1.	Input Pin List	$\frac{V0}{V}$	(<u>V)</u>	tpd (Low) (nsec)	t _{pd (High)} (nsec)	REF
	RFSH MREQ RD MI A121 A131 A141	.55.55.55.55.55	2.45 2.45 2.45 2.45 2.45 2.45	222 <u>Ø</u> 152 <u>Ø</u> 172 Ø or 176 Ø	216 166 Ø 166 242	g or g g g g g g g g g g g g g g g g g g
	A151 IORQ LIGHT ON TEST OR. HORIZ. DR. VERT. DR.	55555555555555555555555555555555555555	2.45 2.45 2.45 2.45 5.0 2.45 2.45	132 Ø Asyn DC Note 3 Note 4	146	0 0 0 2 0 0
2.	Power Opplies See See on I.A.	Issociates, e		りつつとし		
3.	Bus Commections	S Br	C	K		
	MXD0 MXD1 MXD2 MXD3 MXD4 MXD5 MXD6 MXD7 MXD7 MXD7	Dave Musti	(*ion I.E.		
4.	Output VO I (V) (µ. LATCHDO Note 7 No WAIT 4 MAO-MA5 " 4 RASO-RAS3 " 4		<u> 11 </u>	AP tpd(Low) pf) (nsec) 0 280 5 490 0 242 5 490 0 382	tpd(High) (nsec) 140 490 240 572 382 382	REF

- 1. Time from High Impedance to 1 or 0 is 200nsec. (from \emptyset_1 of T_1)
- 2. For IORQ Ref to ptd (Low)=152nsec td (High)=166nsec. p

3. Horizontal Drive time from low to high is 40nsec after $\overline{\emptyset}$. Time from high to low is 100nsec before rising edge of \emptyset .

- 4. Vertical Drive will transition from low to high 40nsec after falling edge of \emptyset . Its width will be 2.1 usec max. 1.54usec min. It will go from high to low 100nsec before falling edge of \emptyset .
- 5. Reference tpd (High) is Ø.
- 6. MOS to MOS signal.
- 7. .5V \pm noise deperated by Address Chin (15V) \pm 65V

III. I/O MODE DECODE

. 2F

I/O Parts

<u>HEX</u>	<u>Out</u>	Input
0 1 2 3 4 5 6 7 8 9 A B C D E F 10 11 12	Color Ø Right " 1 " " 2 " " 3 " " 0 Left " 1 " " 2 " " 3 " Obnsumer/Commercial Horiz Color Bndry Vertical Blank Tolor Block T Gric Reg Hiterrupt Feedback Therrupt Mode Therrupt Line. Tone Master OSC Tremello Tone A,B Volume	Intercept Feedback Ver Cal Addr Feedback Hor Cantal Addr Feedback SW Cak 0 1 2 3 4 5 6 7
24	PROPR	POT O " " " " " "
23	PR	